{"id":"https://openalex.org/W2756956523","doi":"https://doi.org/10.1109/rtcsa.2017.8046336","title":"Dynamic module partitioning for library based placement on heterogeneous FPGAs","display_name":"Dynamic module partitioning for library based placement on heterogeneous FPGAs","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2756956523","doi":"https://doi.org/10.1109/rtcsa.2017.8046336","mag":"2756956523"},"language":"en","primary_location":{"id":"doi:10.1109/rtcsa.2017.8046336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtcsa.2017.8046336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035078935","display_name":"Fubing Mao","orcid":"https://orcid.org/0000-0003-2589-0073"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Fubing Mao","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061515087","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0002-7622-6714"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, HK"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, HK","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039946576","display_name":"Bingsheng He","orcid":"https://orcid.org/0000-0001-8618-4581"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bingsheng He","raw_affiliation_strings":["School of Computing, National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computing, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002694277","display_name":"Siew-Kei Lam","orcid":"https://orcid.org/0000-0002-8346-2635"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Siew-Kei Lam","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5035078935"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.43,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.65564232,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7870337963104248},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.728088915348053},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6457329392433167},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.6266689300537109},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5356305241584778},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4811790883541107},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4666357636451721},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.44884902238845825},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4083611071109772},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33667153120040894},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10584741830825806}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7870337963104248},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.728088915348053},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6457329392433167},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.6266689300537109},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5356305241584778},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4811790883541107},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4666357636451721},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.44884902238845825},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4083611071109772},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33667153120040894},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10584741830825806},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rtcsa.2017.8046336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtcsa.2017.8046336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320766","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302"},{"id":"https://openalex.org/F4320323537","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1983715888","https://openalex.org/W2018131538","https://openalex.org/W2032195315","https://openalex.org/W2034729118","https://openalex.org/W2064449682","https://openalex.org/W2064910292","https://openalex.org/W2070215512","https://openalex.org/W2079559808","https://openalex.org/W2087022768","https://openalex.org/W2095998827","https://openalex.org/W2103869040","https://openalex.org/W2109826730","https://openalex.org/W2120677834","https://openalex.org/W2135221408","https://openalex.org/W2138383740","https://openalex.org/W2139572038","https://openalex.org/W2151758817","https://openalex.org/W2180598069","https://openalex.org/W2399857432","https://openalex.org/W2399946272","https://openalex.org/W3145199670","https://openalex.org/W6655104104","https://openalex.org/W6670025408","https://openalex.org/W6680177786","https://openalex.org/W6712694180"],"related_works":["https://openalex.org/W2612099726","https://openalex.org/W2091330445","https://openalex.org/W2160632767","https://openalex.org/W2269990635","https://openalex.org/W2543290882","https://openalex.org/W2295153704","https://openalex.org/W3013057549","https://openalex.org/W1980040075","https://openalex.org/W1490270176","https://openalex.org/W1604320855"],"abstract_inverted_index":{"Library":[0],"based":[1,22,118,129],"design":[2,23,119],"and":[3,68,155,163,183],"IP":[4],"reuse":[5],"have":[6],"been":[7],"previously":[8],"proposed":[9,176],"to":[10,41,54,86,121,149,159,180,201],"speed":[11],"up":[12,200],"the":[13,38,42,56,76,89,93,116,124,134,139,151,157,161,166,172,186,197],"synthesis":[14,173],"for":[15,62,95,115],"large-scale":[16],"FPGA":[17,78],"designs.":[18],"However,":[19],"previous":[20],"library":[21,83,94,117,135],"flow":[24,120],"faces":[25],"several":[26],"unresolved":[27],"challenges.":[28],"Firstly,":[29],"they":[30],"may":[31],"result":[32],"in":[33,44,105,133],"large":[34,72],"waste":[35,57],"area":[36,162,198],"between":[37],"modules":[39,51,128,132],"due":[40],"difference":[43],"module":[45,61,112,141,154],"sizes.":[46],"While":[47],"utilizing":[48,138],"multiple":[49],"ratio":[50],"can":[52,178,195],"help":[53],"reduce":[55,196],"area,":[58],"pre-synthesis":[59],"each":[60],"different":[63,96,181],"ratios":[64],"is":[65,84,98],"time":[66],"consuming":[67],"would":[69],"require":[70],"a":[71,81,110],"library.":[73],"Secondly,":[74],"when":[75],"targeting":[77,90],"architecture":[79],"changes,":[80],"new":[82],"needed":[85],"best":[87],"fit":[88],"architecture.":[91],"Re-synthesizing":[92],"architectures":[97,182],"not":[99],"feasible.":[100],"To":[101],"address":[102,185],"these":[103],"challenges,":[104],"this":[106],"paper,":[107],"we":[108],"propose":[109],"dynamic":[111],"partitioning":[113],"approach":[114,177,194],"dynamically":[122],"generate":[123],"appropriate":[125],"shape":[126],"of":[127,145,165,171],"on":[130],"single-ratio":[131],"while":[136],"efficiently":[137],"pre-placement":[140],"information.":[142],"A":[143],"set":[144],"rules":[146],"are":[147],"developed":[148],"select":[150],"most":[152],"suitable":[153],"determine":[156],"partition":[158],"minimize":[160],"delay":[164,206],"placement":[167],"without":[168],"increasing":[169],"much":[170],"time.":[174],"The":[175],"adapt":[179],"also":[184],"fixed-outline":[187],"constraint.":[188],"Experiment":[189],"results":[190],"show":[191],"that":[192],"our":[193],"by":[199],"10%":[202],"with":[203],"reasonably":[204],"increased":[205],"under":[207],"acceptable":[208],"runtime.":[209]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}