{"id":"https://openalex.org/W2088419833","doi":"https://doi.org/10.1109/rtcsa.2013.6732203","title":"Timing analysis of PCM main memory in multicore systems","display_name":"Timing analysis of PCM main memory in multicore systems","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2088419833","doi":"https://doi.org/10.1109/rtcsa.2013.6732203","mag":"2088419833"},"language":"en","primary_location":{"id":"doi:10.1109/rtcsa.2013.6732203","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtcsa.2013.6732203","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 19th International Conference on Embedded and Real-Time Computing Systems and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041319859","display_name":"Dakshina Dasari","orcid":"https://orcid.org/0000-0002-6130-349X"},"institutions":[{"id":"https://openalex.org/I83863532","display_name":"Polytechnic Institute of Porto","ror":"https://ror.org/04988re48","country_code":"PT","type":"education","lineage":["https://openalex.org/I83863532"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Dakshina Dasari","raw_affiliation_strings":["CISTER-ISEP Research Centre, Polytechnic Institute of Porto, Portugal","CISTER-ISEP Res. Centre, Polytech. Inst. of Porto, Porto, Portugal"],"affiliations":[{"raw_affiliation_string":"CISTER-ISEP Research Centre, Polytechnic Institute of Porto, Portugal","institution_ids":["https://openalex.org/I83863532"]},{"raw_affiliation_string":"CISTER-ISEP Res. Centre, Polytech. Inst. of Porto, Porto, Portugal","institution_ids":["https://openalex.org/I83863532"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101883269","display_name":"Vincent N\u00e9lis","orcid":"https://orcid.org/0000-0002-2955-0503"},"institutions":[{"id":"https://openalex.org/I83863532","display_name":"Polytechnic Institute of Porto","ror":"https://ror.org/04988re48","country_code":"PT","type":"education","lineage":["https://openalex.org/I83863532"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Vincent Nelis","raw_affiliation_strings":["CISTER-ISEP Research Centre, Polytechnic Institute of Porto, Portugal","CISTER-ISEP Res. Centre, Polytech. Inst. of Porto, Porto, Portugal"],"affiliations":[{"raw_affiliation_string":"CISTER-ISEP Research Centre, Polytechnic Institute of Porto, Portugal","institution_ids":["https://openalex.org/I83863532"]},{"raw_affiliation_string":"CISTER-ISEP Res. Centre, Polytech. Inst. of Porto, Porto, Portugal","institution_ids":["https://openalex.org/I83863532"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088337929","display_name":"Daniel Moss\u00e9","orcid":"https://orcid.org/0000-0002-9508-9815"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Mosse","raw_affiliation_strings":["Department of Computer Science, University of Pittsburgh, USA","Department of Computer Science, University of Pittsburgh, Pittsburgh, PA USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Pittsburgh, USA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"Department of Computer Science, University of Pittsburgh, Pittsburgh, PA USA","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041319859"],"corresponding_institution_ids":["https://openalex.org/I83863532"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.14489778,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8530121445655823},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7218316793441772},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5578201413154602},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5449144244194031},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5445329546928406},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.47756391763687134},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.47253039479255676},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43982112407684326},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43680012226104736},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.35331490635871887},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20323148369789124},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1957712173461914},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.18380841612815857}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8530121445655823},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7218316793441772},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5578201413154602},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5449144244194031},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5445329546928406},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.47756391763687134},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.47253039479255676},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43982112407684326},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43680012226104736},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.35331490635871887},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20323148369789124},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1957712173461914},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.18380841612815857},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rtcsa.2013.6732203","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtcsa.2013.6732203","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 19th International Conference on Embedded and Real-Time Computing Systems and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W132594803","https://openalex.org/W1569464542","https://openalex.org/W1973284712","https://openalex.org/W1979470295","https://openalex.org/W1983826793","https://openalex.org/W1987201308","https://openalex.org/W1993079513","https://openalex.org/W2007338428","https://openalex.org/W2044459724","https://openalex.org/W2048588974","https://openalex.org/W2057136450","https://openalex.org/W2058315483","https://openalex.org/W2076285066","https://openalex.org/W2093189376","https://openalex.org/W2099697479","https://openalex.org/W2102449048","https://openalex.org/W2103820503","https://openalex.org/W2114139104","https://openalex.org/W2116514438","https://openalex.org/W2117285153","https://openalex.org/W2120635877","https://openalex.org/W2135362168","https://openalex.org/W2135393827","https://openalex.org/W2148016091","https://openalex.org/W2152949433","https://openalex.org/W2153027637","https://openalex.org/W2166446045","https://openalex.org/W2526202524","https://openalex.org/W3142152400","https://openalex.org/W3144371145","https://openalex.org/W4249006057","https://openalex.org/W4256360337","https://openalex.org/W6652313748"],"related_works":["https://openalex.org/W1976244802","https://openalex.org/W2741067476","https://openalex.org/W4320351610","https://openalex.org/W2122646225","https://openalex.org/W4214773815","https://openalex.org/W3204477689","https://openalex.org/W3015923041","https://openalex.org/W4293430534","https://openalex.org/W4297812927","https://openalex.org/W3140615508"],"abstract_inverted_index":{"Given":[0],"that":[1],"power":[2],"is":[3,85,107,125],"one":[4],"of":[5,9,74,140,160,186],"the":[6,59,62,75,78,86,95,138,155,169,172,180,193,201],"biggest":[7],"concerns":[8],"embedded":[10],"systems,":[11],"many":[12],"devices":[13],"have":[14],"replaced":[15],"DRAM":[16],"with":[17,179],"non-volatile":[18],"Phase":[19],"Change":[20],"Memories":[21],"(PCM).":[22],"Some":[23],"applications":[24,119,131,142,161],"need":[25],"to":[26,28,53,58,127,150,197],"adhere":[27],"strict":[29],"timing":[30,79],"constraints":[31],"and":[32,65,91,94,136,175,183],"thus":[33],"their":[34],"temporal":[35],"behavior":[36],"must":[37],"be":[38,115,133],"analyzed":[39],"before":[40],"deploying":[41],"them.":[42],"Moreover,":[43],"modern":[44],"systems":[45],"typically":[46],"contain":[47],"multiple":[48],"cores,":[49],"causing":[50],"an":[51,101],"application":[52],"incur":[54],"significant":[55],"delays":[56,106],"due":[57],"contention":[60,97,170],"for":[61,81],"shared":[63,66,173],"bus":[64],"main":[67,83],"memory":[68,112,174,202],"(PCM":[69],"in":[70,77,157],"this":[71],"work).":[72],"One":[73],"challenges":[76],"analysis":[80],"PCM":[82],"memories":[84],"high":[87,96],"discrepancy":[88],"between":[89],"read":[90,182],"write":[92,184],"latencies":[93,185],"among":[98],"cores.":[99],"Finding":[100],"upper":[102,152],"bound":[103],"on":[104,154,163,171,177],"these":[105],"non-trivial":[108],"mainly":[109],"because":[110],"(i)":[111],"requests":[113,141,199],"may":[114],"issued":[116],"by":[117,200],"co-executing":[118],"at":[120],"random":[121],"times,":[122],"(ii)":[123],"it":[124],"difficult":[126],"determine":[128],"apriori":[129],"which":[130],"will":[132,143],"concurrently":[134],"executing,":[135],"(iii)":[137],"type":[139],"issue.":[144],"This":[145],"work":[146],"proposes":[147],"a":[148],"method":[149],"derive":[151],"bounds":[153],"increase":[156],"execution":[158],"time":[159],"executing":[162],"such":[164],"PCM-based":[165,187],"multicores.":[166],"It":[167],"considers":[168],"focuses":[176],"dealing":[178],"asymmetric":[181],"memories,":[188],"while":[189],"taking":[190],"into":[191],"account":[192],"specific":[194],"policy":[195],"applied":[196],"schedule":[198],"controller.":[203]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}