{"id":"https://openalex.org/W2024976057","doi":"https://doi.org/10.1109/rtcsa.2013.6732202","title":"Worst-case memory traffic analysis for many-cores using a limited migrative model","display_name":"Worst-case memory traffic analysis for many-cores using a limited migrative model","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2024976057","doi":"https://doi.org/10.1109/rtcsa.2013.6732202","mag":"2024976057"},"language":"en","primary_location":{"id":"doi:10.1109/rtcsa.2013.6732202","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtcsa.2013.6732202","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 19th International Conference on Embedded and Real-Time Computing Systems and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037495134","display_name":"Borislav Nikoli\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I4210166615","display_name":"INESC TEC","ror":"https://ror.org/05fa8ka61","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590","https://openalex.org/I4210166615"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Borislav Nikolic","raw_affiliation_strings":["CISTER/INESC-TEC, IPP, Porto, Portugal","CISTER/INESC-TEC, ISEP, PORTO, Portugal"],"affiliations":[{"raw_affiliation_string":"CISTER/INESC-TEC, IPP, Porto, Portugal","institution_ids":["https://openalex.org/I4210166615"]},{"raw_affiliation_string":"CISTER/INESC-TEC, ISEP, PORTO, Portugal","institution_ids":["https://openalex.org/I4210166615"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051235495","display_name":"Patrick Meumeu Yomsi","orcid":"https://orcid.org/0000-0003-0473-1559"},"institutions":[{"id":"https://openalex.org/I4210166615","display_name":"INESC TEC","ror":"https://ror.org/05fa8ka61","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590","https://openalex.org/I4210166615"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Patrick Meumeu Yomsi","raw_affiliation_strings":["CISTER/INESC-TEC, IPP, Porto, Portugal","CISTER/INESC-TEC, ISEP, PORTO, Portugal"],"affiliations":[{"raw_affiliation_string":"CISTER/INESC-TEC, IPP, Porto, Portugal","institution_ids":["https://openalex.org/I4210166615"]},{"raw_affiliation_string":"CISTER/INESC-TEC, ISEP, PORTO, Portugal","institution_ids":["https://openalex.org/I4210166615"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062997023","display_name":"Stefan M. Petters","orcid":"https://orcid.org/0000-0002-7834-7798"},"institutions":[{"id":"https://openalex.org/I4210166615","display_name":"INESC TEC","ror":"https://ror.org/05fa8ka61","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590","https://openalex.org/I4210166615"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Stefan M. Petters","raw_affiliation_strings":["CISTER/INESC-TEC, IPP, Porto, Portugal","CISTER/INESC-TEC, ISEP, PORTO, Portugal"],"affiliations":[{"raw_affiliation_string":"CISTER/INESC-TEC, IPP, Porto, Portugal","institution_ids":["https://openalex.org/I4210166615"]},{"raw_affiliation_string":"CISTER/INESC-TEC, ISEP, PORTO, Portugal","institution_ids":["https://openalex.org/I4210166615"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5037495134"],"corresponding_institution_ids":["https://openalex.org/I4210166615"],"apc_list":null,"apc_paid":null,"fwci":2.5372,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.90177588,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"42","last_page":"51"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8285816311836243},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6525638103485107},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.6065043807029724},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5440226793289185},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5026223659515381},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.49753955006599426},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.47148606181144714},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4495491087436676},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.44033318758010864},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35172978043556213},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3115518391132355},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.24603644013404846},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.13545972108840942},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12281006574630737},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.09142082929611206}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8285816311836243},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6525638103485107},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.6065043807029724},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5440226793289185},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5026223659515381},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.49753955006599426},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.47148606181144714},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4495491087436676},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.44033318758010864},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35172978043556213},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3115518391132355},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.24603644013404846},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.13545972108840942},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12281006574630737},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.09142082929611206},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rtcsa.2013.6732202","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtcsa.2013.6732202","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 19th International Conference on Embedded and Real-Time Computing Systems and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","score":0.4000000059604645,"id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W34439209","https://openalex.org/W1497140550","https://openalex.org/W1584937917","https://openalex.org/W1749305449","https://openalex.org/W1939228150","https://openalex.org/W1966292977","https://openalex.org/W1970438664","https://openalex.org/W2016946898","https://openalex.org/W2045638299","https://openalex.org/W2054302810","https://openalex.org/W2104674486","https://openalex.org/W2109488193","https://openalex.org/W2112837133","https://openalex.org/W2114238413","https://openalex.org/W2114620069","https://openalex.org/W2116514438","https://openalex.org/W2128673366","https://openalex.org/W2148323349","https://openalex.org/W2154323564","https://openalex.org/W2155371841","https://openalex.org/W2159526626","https://openalex.org/W2160642395","https://openalex.org/W2165422384","https://openalex.org/W2168075869","https://openalex.org/W2808877016","https://openalex.org/W3144371145","https://openalex.org/W3169463464","https://openalex.org/W6629587454","https://openalex.org/W6637916809","https://openalex.org/W6684303244"],"related_works":["https://openalex.org/W2334181344","https://openalex.org/W2558276258","https://openalex.org/W2401095501","https://openalex.org/W2362277122","https://openalex.org/W4243333834","https://openalex.org/W2295799647","https://openalex.org/W1531461453","https://openalex.org/W4293054943","https://openalex.org/W2547445907","https://openalex.org/W116159913"],"abstract_inverted_index":{"The":[0],"ratio":[1],"between":[2],"the":[3,32,100,106,120,132,135],"number":[4],"of":[5,24,36,102,125,134,151],"cores":[6],"and":[7,12,92,141,148],"memory":[8,25,62,122,152,155],"subsystems":[9],"(i.e.":[10],"banks":[11],"controllers)":[13],"in":[14,28],"many-core":[15,75],"platforms":[16],"is":[17,40,79],"constantly":[18],"increasing,":[19],"leading":[20],"to":[21,30,44,55,60,118,138],"non-negligible":[22],"latencies":[23,58],"operations.":[26,63],"Thus,":[27],"order":[29],"study":[31,68],"worst-case":[33,121],"execution":[34],"time":[35],"an":[37],"application,":[38],"it":[39],"no":[41],"longer":[42],"sufficient":[43],"only":[45],"take":[46],"into":[47,105],"account":[48],"its":[49,61],"computational":[50],"requirements,":[51],"but":[52],"also":[53],"have":[54],"be":[56],"considered":[57],"related":[59],"In":[64],"this":[65],"paper":[66],"we":[67,113,130],"a":[69,82,87,149],"limited":[70],"migrative":[71],"model":[72],"applied":[73],"upon":[74],"platforms.":[76],"This":[77],"approach":[78],"based":[80],"on":[81],"multi-kernel":[83],"paradigm":[84],"[3]":[85],"-":[86],"promising":[88],"step":[89],"towards":[90],"scalable":[91],"predictable":[93],"many-cores,":[94],"which":[95],"are":[96],"essential":[97],"prerequisites":[98],"for":[99],"integration":[101],"such":[103],"systems":[104],"real-time":[107],"embedded":[108],"domain.":[109],"Under":[110],"that":[111],"assumption,":[112],"present":[114],"two":[115],"analytical":[116],"methods":[117],"obtain":[119],"traffic":[123],"delays":[124],"individual":[126],"applications.":[127],"Through":[128],"experiments":[129],"test":[131],"applicability":[133],"proposed":[136],"approaches":[137],"different":[139],"scenarios,":[140],"draw":[142],"practical":[143],"conclusions":[144],"concerning":[145],"routing":[146],"mechanisms":[147],"distribution":[150],"operations":[153],"across":[154],"controllers.":[156]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}