{"id":"https://openalex.org/W2342398110","doi":"https://doi.org/10.1109/rtas.2016.7461364","title":"Trading Cores for Memory Bandwidth in Real-Time Systems","display_name":"Trading Cores for Memory Bandwidth in Real-Time Systems","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2342398110","doi":"https://doi.org/10.1109/rtas.2016.7461364","mag":"2342398110"},"language":"en","primary_location":{"id":"doi:10.1109/rtas.2016.7461364","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtas.2016.7461364","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007872313","display_name":"Ahmed Alhammad","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Ahmed Alhammad","raw_affiliation_strings":["University of Waterloo, Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009578055","display_name":"Rodolfo Pellizzoni","orcid":"https://orcid.org/0000-0002-7331-804X"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Rodolfo Pellizzoni","raw_affiliation_strings":["University of Waterloo, Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5007872313"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":2.838,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.8997555,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8691596388816833},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6051247119903564},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.603689968585968},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5886870622634888},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5456770062446594},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5304165482521057},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.515684962272644},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.5108842253684998},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5072633624076843},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.47744137048721313},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4144296646118164},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4117792248725891},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3751635253429413},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.36135706305503845},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.19696703553199768},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.13550275564193726},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11944445967674255}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8691596388816833},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6051247119903564},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.603689968585968},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5886870622634888},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5456770062446594},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5304165482521057},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.515684962272644},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.5108842253684998},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5072633624076843},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.47744137048721313},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4144296646118164},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4117792248725891},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3751635253429413},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.36135706305503845},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.19696703553199768},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.13550275564193726},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11944445967674255},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rtas.2016.7461364","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtas.2016.7461364","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W586095647","https://openalex.org/W1543670042","https://openalex.org/W1599063719","https://openalex.org/W1625622590","https://openalex.org/W1773653770","https://openalex.org/W1793246495","https://openalex.org/W1992715100","https://openalex.org/W2005395913","https://openalex.org/W2019745154","https://openalex.org/W2044949390","https://openalex.org/W2078569861","https://openalex.org/W2081746076","https://openalex.org/W2102800454","https://openalex.org/W2102871765","https://openalex.org/W2105255444","https://openalex.org/W2108024087","https://openalex.org/W2116233289","https://openalex.org/W2116826559","https://openalex.org/W2119959854","https://openalex.org/W2120538858","https://openalex.org/W2122969894","https://openalex.org/W2141440050","https://openalex.org/W2147453591","https://openalex.org/W2148954445","https://openalex.org/W2149075075","https://openalex.org/W2156316099","https://openalex.org/W2156588404","https://openalex.org/W2158378569","https://openalex.org/W2169875292","https://openalex.org/W2170954333","https://openalex.org/W2230430964","https://openalex.org/W2752885492","https://openalex.org/W4240481045","https://openalex.org/W4254546080","https://openalex.org/W6651715811","https://openalex.org/W6669989830","https://openalex.org/W6682152478"],"related_works":["https://openalex.org/W120214571","https://openalex.org/W254684032","https://openalex.org/W43633106","https://openalex.org/W52481882","https://openalex.org/W1959889508","https://openalex.org/W1975698617","https://openalex.org/W2247651031","https://openalex.org/W2030502339","https://openalex.org/W1824582190","https://openalex.org/W4295235956"],"abstract_inverted_index":{"Federated":[0],"scheduling":[1,10],"has":[2],"been":[3],"proposed":[4],"for":[5],"parallel":[6,13,33,67],"tasks.":[7,45,94],"In":[8,79],"this":[9,80],"scheme,":[11],"each":[12,72],"task":[14],"is":[15,59,88],"a":[16,18,84,99],"assigned":[17,36],"private":[19],"set":[20,29],"of":[21,30,102],"cores":[22,92],"whereas":[23],"sequential":[24],"tasks":[25,34,68],"share":[26],"the":[27,75],"remaining":[28],"cores.":[31],"Since":[32],"are":[35,49],"dedicated":[37],"cores,":[38],"they":[39],"receive":[40],"no":[41],"interference":[42],"from":[43],"other":[44,73],"However,":[46],"multicore":[47],"processors":[48],"commonly":[50],"built":[51],"with":[52,71,105],"shared":[53,76],"main":[54,77],"memory.":[55,78],"The":[56],"memory":[57],"bandwidth":[58],"limited":[60],"and":[61],"therefore":[62],"subject":[63],"to":[64,93,107],"contention.":[65],"Consequently,":[66],"can":[69],"interfere":[70],"through":[74],"paper,":[81],"we":[82],"propose":[83],"novel":[85],"method":[86,104],"that":[87],"memory-aware":[89],"when":[90],"assigning":[91],"Our":[95],"experimental":[96],"results":[97],"show":[98],"significant":[100],"advantage":[101],"our":[103],"respect":[106],"memory-":[108],"oblivious":[109],"methods.":[110]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}