{"id":"https://openalex.org/W1543670042","doi":"https://doi.org/10.1109/rtas.2015.7108454","title":"A framework for scheduling DRAM memory accesses for multi-core mixed-time critical systems","display_name":"A framework for scheduling DRAM memory accesses for multi-core mixed-time critical systems","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1543670042","doi":"https://doi.org/10.1109/rtas.2015.7108454","mag":"1543670042"},"language":"en","primary_location":{"id":"doi:10.1109/rtas.2015.7108454","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtas.2015.7108454","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"21st IEEE Real-Time and Embedded Technology and Applications Symposium","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069864154","display_name":"Mohamed Hassan","orcid":"https://orcid.org/0000-0001-5926-5861"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohamed Hassan","raw_affiliation_strings":["University of Waterloo, Waterloo, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074065388","display_name":"Hiren Patel","orcid":"https://orcid.org/0000-0003-2750-4471"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Hiren Patel","raw_affiliation_strings":["University of Waterloo, Waterloo, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009578055","display_name":"Rodolfo Pellizzoni","orcid":"https://orcid.org/0000-0002-7331-804X"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Rodolfo Pellizzoni","raw_affiliation_strings":["University of Waterloo, Waterloo, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":55,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"95","issue":null,"first_page":"307","last_page":"316"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8751134276390076},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.6651968955993652},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5570889115333557},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5472996234893799},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5191706418991089},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5125041007995605},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4873977303504944},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4816507399082184},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.47300511598587036},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.45299032330513},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.437216579914093},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4246125817298889},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4234093725681305},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4187057316303253},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.37124907970428467},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.34703707695007324},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2854812741279602},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2592164874076843},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.22085914015769958},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.12981560826301575},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11293661594390869}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8751134276390076},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.6651968955993652},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5570889115333557},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5472996234893799},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5191706418991089},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5125041007995605},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4873977303504944},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4816507399082184},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.47300511598587036},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.45299032330513},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.437216579914093},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4246125817298889},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4234093725681305},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4187057316303253},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.37124907970428467},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.34703707695007324},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2854812741279602},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2592164874076843},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.22085914015769958},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12981560826301575},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11293661594390869},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rtas.2015.7108454","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtas.2015.7108454","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"21st IEEE Real-Time and Embedded Technology and Applications Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W74952277","https://openalex.org/W1549279821","https://openalex.org/W1562251502","https://openalex.org/W1981191435","https://openalex.org/W1981588964","https://openalex.org/W2012999152","https://openalex.org/W2028665553","https://openalex.org/W2062389527","https://openalex.org/W2069490402","https://openalex.org/W2076203715","https://openalex.org/W2100787464","https://openalex.org/W2102800454","https://openalex.org/W2105255444","https://openalex.org/W2105517570","https://openalex.org/W2116826559","https://openalex.org/W2148543770","https://openalex.org/W2148954445","https://openalex.org/W2151950158","https://openalex.org/W2155627962","https://openalex.org/W2158378569","https://openalex.org/W2165683591","https://openalex.org/W2170954333","https://openalex.org/W4242621628","https://openalex.org/W4254546080","https://openalex.org/W4285719527","https://openalex.org/W6603085656","https://openalex.org/W6632723560","https://openalex.org/W6633721741","https://openalex.org/W6645901768","https://openalex.org/W6667764517"],"related_works":["https://openalex.org/W4285245242","https://openalex.org/W3108993429","https://openalex.org/W2181858947","https://openalex.org/W2782503170","https://openalex.org/W2041174925","https://openalex.org/W2148966412","https://openalex.org/W1982632559","https://openalex.org/W4233816696","https://openalex.org/W1979830285","https://openalex.org/W2210325884"],"abstract_inverted_index":{"Mixed-time":[0],"critical":[1,38,155,174],"systems":[2,5,39],"are":[3,94,178],"real-time":[4,10],"that":[6,150,163,197],"accommodate":[7],"both":[8],"hard":[9],"(HRT)":[11],"and":[12,89,146],"soft":[13],"realtime":[14,207],"(SRT)":[15],"tasks.":[16],"HRT":[17,52,57],"tasks":[18,28,58,72],"mandate":[19],"a":[20,63,77,110,144,160,193,216],"gurantee":[21],"on":[22,46,102,187],"the":[23,48,68,126,131,181,188,202],"worstcase":[24],"latency,":[25,128],"while":[26,129],"SRT":[27,71],"have":[29,41],"average-case":[30,132],"bandwidth":[31],"(BW)":[32],"demands.":[33],"Memory":[34],"requests":[35,61,75,123],"in":[36,107],"mixed-time":[37,154],"usually":[40],"different":[42],"transaction":[43],"sizes":[44],"based":[45],"whether":[47],"issuer":[49],"task":[50],"is":[51,151],"or":[53],"SRT.":[54],"For":[55],"example,":[56],"often":[59],"issue":[60,74],"with":[62,76],"cache":[64],"line":[65],"size.":[66],"On":[67],"other":[69],"side,":[70],"may":[73],"size":[78],"of":[79,97],"KBs.":[80],"Requests":[81],"from":[82,219],"multimedia":[83,220],"cores,":[84],"cores":[85],"controlling":[86],"network":[87],"interfaces":[88],"direct":[90],"memory":[91,115,168,182,208],"accesses":[92],"(DMAs)":[93],"obvious":[95],"examples":[96],"these":[98,103],"large-size":[99,122],"requests.":[100,116],"Based":[101,186],"observations,":[104],"we":[105,142,191],"promote":[106],"this":[108,140],"work":[109],"new":[111],"approach":[112,118],"to":[113,124,180],"schedule":[114],"This":[117],"retains":[119],"locality":[120],"within":[121],"minimize":[125],"worst-case":[127],"maintaining":[130],"BW":[133],"as":[134,136,213,215],"high":[135],"required.":[137],"To":[138],"achieve":[139],"target,":[141],"introduce":[143],"novel":[145,161],"compact":[147],"time-division-multiplexing":[148],"scheduler":[149],"adequate":[152],"for":[153,171],"systems.":[156,175,221],"We":[157,200],"also":[158],"present":[159],"framework":[162],"constructs":[164],"optimal":[165],"offchip":[166],"DRAM":[167],"controller":[169,183,204],"schedules":[170,177],"multi-core":[172],"mixedtime":[173],"These":[176],"loaded":[179],"during":[184],"boot-time.":[185],"proposed":[189,203],"schedule,":[190],"provide":[192],"detailed":[194],"static":[195],"analysis":[196],"guarantees":[198],"predictability.":[199],"compare":[201],"against":[205],"state-of-the-art":[206],"controllers":[209],"using":[210],"synthetic":[211],"experiments":[212],"well":[214],"practical":[217],"use-case":[218]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":14},{"year":2016,"cited_by_count":11},{"year":2015,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}