{"id":"https://openalex.org/W4285346953","doi":"https://doi.org/10.1109/rsp53691.2021.9806205","title":"Heterogeneous Logic Implementation for Adders in VTR","display_name":"Heterogeneous Logic Implementation for Adders in VTR","publication_year":2021,"publication_date":"2021-10-14","ids":{"openalex":"https://openalex.org/W4285346953","doi":"https://doi.org/10.1109/rsp53691.2021.9806205"},"language":"en","primary_location":{"id":"doi:10.1109/rsp53691.2021.9806205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp53691.2021.9806205","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Workshop on Rapid System Prototyping (RSP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100351231","display_name":"Harpreet Kaur","orcid":"https://orcid.org/0000-0002-5185-0510"},"institutions":[{"id":"https://openalex.org/I106938459","display_name":"University of New Brunswick","ror":"https://ror.org/05nkf0n29","country_code":"CA","type":"education","lineage":["https://openalex.org/I106938459"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Harpreet Kaur","raw_affiliation_strings":["University of New Brunswick,Faculty of Computer Science,Fredericton,Canada","Faculty of Computer Science, University of New Brunswick, Fredericton, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New Brunswick,Faculty of Computer Science,Fredericton,Canada","institution_ids":["https://openalex.org/I106938459"]},{"raw_affiliation_string":"Faculty of Computer Science, University of New Brunswick, Fredericton, Canada","institution_ids":["https://openalex.org/I106938459"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007537730","display_name":"Georgiy Krylov","orcid":null},"institutions":[{"id":"https://openalex.org/I106938459","display_name":"University of New Brunswick","ror":"https://ror.org/05nkf0n29","country_code":"CA","type":"education","lineage":["https://openalex.org/I106938459"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Georgiy Krylov","raw_affiliation_strings":["University of New Brunswick,Faculty of Computer Science,Fredericton,Canada","Faculty of Computer Science, University of New Brunswick, Fredericton, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New Brunswick,Faculty of Computer Science,Fredericton,Canada","institution_ids":["https://openalex.org/I106938459"]},{"raw_affiliation_string":"Faculty of Computer Science, University of New Brunswick, Fredericton, Canada","institution_ids":["https://openalex.org/I106938459"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066861397","display_name":"Seyed Alireza Damghani","orcid":"https://orcid.org/0000-0002-0858-4632"},"institutions":[{"id":"https://openalex.org/I106938459","display_name":"University of New Brunswick","ror":"https://ror.org/05nkf0n29","country_code":"CA","type":"education","lineage":["https://openalex.org/I106938459"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Seyed Alireza Damghani","raw_affiliation_strings":["University of New Brunswick,Faculty of Computer Science,Fredericton,Canada","Faculty of Computer Science, University of New Brunswick, Fredericton, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New Brunswick,Faculty of Computer Science,Fredericton,Canada","institution_ids":["https://openalex.org/I106938459"]},{"raw_affiliation_string":"Faculty of Computer Science, University of New Brunswick, Fredericton, Canada","institution_ids":["https://openalex.org/I106938459"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067605823","display_name":"Kenneth B. Kent","orcid":"https://orcid.org/0000-0003-2764-823X"},"institutions":[{"id":"https://openalex.org/I106938459","display_name":"University of New Brunswick","ror":"https://ror.org/05nkf0n29","country_code":"CA","type":"education","lineage":["https://openalex.org/I106938459"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kenneth B. Kent","raw_affiliation_strings":["University of New Brunswick,Faculty of Computer Science,Fredericton,Canada","Faculty of Computer Science, University of New Brunswick, Fredericton, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New Brunswick,Faculty of Computer Science,Fredericton,Canada","institution_ids":["https://openalex.org/I106938459"]},{"raw_affiliation_string":"Faculty of Computer Science, University of New Brunswick, Fredericton, Canada","institution_ids":["https://openalex.org/I106938459"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I106938459"],"apc_list":null,"apc_paid":null,"fwci":0.1017,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.4775451,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"9","issue":null,"first_page":"57","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8577617406845093},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7783480286598206},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7378993630409241},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6996806263923645},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.6292786002159119},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6211276054382324},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6125781536102295},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5392033457756042},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5180171132087708},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.47396156191825867},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4544515907764435},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.448560506105423},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4255886971950531},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4244269132614136},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.399095356464386},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35892385244369507},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14172932505607605},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11071276664733887}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8577617406845093},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7783480286598206},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7378993630409241},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6996806263923645},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.6292786002159119},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6211276054382324},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6125781536102295},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5392033457756042},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5180171132087708},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.47396156191825867},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4544515907764435},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.448560506105423},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4255886971950531},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4244269132614136},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.399095356464386},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35892385244369507},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14172932505607605},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11071276664733887},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rsp53691.2021.9806205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp53691.2021.9806205","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Workshop on Rapid System Prototyping (RSP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W29462617","https://openalex.org/W33793366","https://openalex.org/W288077533","https://openalex.org/W1523051745","https://openalex.org/W2004826944","https://openalex.org/W2103883199","https://openalex.org/W2120397377","https://openalex.org/W2133640765","https://openalex.org/W2134262422","https://openalex.org/W2138383740","https://openalex.org/W2140366685","https://openalex.org/W2154900953","https://openalex.org/W2168493238","https://openalex.org/W2181381909","https://openalex.org/W3033033241","https://openalex.org/W3091995083","https://openalex.org/W3094974974","https://openalex.org/W4234457013","https://openalex.org/W4240402958","https://openalex.org/W6601177951"],"related_works":["https://openalex.org/W1748531671","https://openalex.org/W2127580684","https://openalex.org/W2135636985","https://openalex.org/W2182005210","https://openalex.org/W3147061323","https://openalex.org/W2118796996","https://openalex.org/W1533253004","https://openalex.org/W2120397377","https://openalex.org/W1986525252","https://openalex.org/W2035113414"],"abstract_inverted_index":{"Verilog-to-Routing":[0],"(VTR)":[1],"is":[2,13,45,81,142],"a":[3,87],"Field-Programmable":[4],"Gate":[5],"Array":[6],"(FPGA)":[7],"Computer-Aided":[8],"Design":[9],"(CAD)":[10],"tool.":[11],"It":[12],"composed":[14],"of":[15,32,43,49,90,98,120,133,139],"three":[16],"tools,":[17],"namely":[18],"ODIN":[19,52,57,103],"II,":[20],"ABC":[21],"and":[22,38],"VPR":[23],"with":[24],"each":[25],"performing":[26],"distinctive":[27],"optimizations":[28,123],"at":[29],"different":[30],"stages":[31],"the":[33,46,50,65,108,118,140,143,146],"design":[34],"flow.":[35],"The":[36,96,115],"elaboration":[37],"hard":[39,62,73,91],"block":[40],"synthesis":[41],"stage":[42],"VTR":[44,110],"core":[47],"responsibility":[48],"sub-project":[51],"II.":[53],"This":[54,80],"work":[55],"enables":[56],"II":[58,104],"to":[59,102,124,127],"use":[60],"fewer":[61],"adders":[63],"in":[64,84,131,153,159],"circuit":[66],"by":[67],"allowing":[68],"soft":[69],"logic":[70,74],"implementation":[71],"alongside":[72],"for":[75],"circuits":[76],"featuring":[77],"addition":[78],"operations.":[79],"particularly":[82],"useful":[83],"scenarios":[85],"where":[86],"sufficient":[88],"number":[89],"blocks":[92],"are":[93,156],"not":[94],"available.":[95],"results":[97,116],"applying":[99],"our":[100],"modifications":[101],"as":[105,107],"well":[106],"entire":[109],"flow":[111],"have":[112],"been":[113],"analysed.":[114],"reveal":[117],"potential":[119],"current":[121],"adder":[122],"achieve":[125],"up":[126],"17%":[128],"performance":[129],"gains":[130],"terms":[132],"critical":[134],"path":[135],"delays.":[136],"Another":[137],"effect":[138],"optimization":[141],"implications":[144],"on":[145],"resulting":[147],"device":[148],"size.":[149],"Some":[150],"future":[151],"prospects":[152],"this":[154,160],"respect":[155],"also":[157],"outlined":[158],"paper.":[161]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}