{"id":"https://openalex.org/W3097589022","doi":"https://doi.org/10.1109/rsp51120.2020.9244853","title":"FPGA based design and prototyping of efficient 5G QC-LDPC channel decoding","display_name":"FPGA based design and prototyping of efficient 5G QC-LDPC channel decoding","publication_year":2020,"publication_date":"2020-09-24","ids":{"openalex":"https://openalex.org/W3097589022","doi":"https://doi.org/10.1109/rsp51120.2020.9244853","mag":"3097589022"},"language":"en","primary_location":{"id":"doi:10.1109/rsp51120.2020.9244853","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp51120.2020.9244853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International Workshop on Rapid System Prototyping (RSP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060646555","display_name":"J\u00e9r\u00e9my Nadal","orcid":"https://orcid.org/0000-0001-8720-525X"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]},{"id":"https://openalex.org/I4210127572","display_name":"IMT Atlantique","ror":"https://ror.org/030hj3061","country_code":"FR","type":"education","lineage":["https://openalex.org/I205703379","https://openalex.org/I4210127572"]},{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210148559","https://openalex.org/I4210159245","https://openalex.org/I4405260085"]}],"countries":["CA","FR"],"is_corresponding":true,"raw_author_name":"Jeremy Nadal","raw_affiliation_strings":["IMT Atlantique, CNRS UMR 6285 Lab-STICC, Brest, France","Polytechnique, Montreal, QC, Canada"],"affiliations":[{"raw_affiliation_string":"IMT Atlantique, CNRS UMR 6285 Lab-STICC, Brest, France","institution_ids":["https://openalex.org/I4210127572","https://openalex.org/I1294671590","https://openalex.org/I161929037","https://openalex.org/I4210123702"]},{"raw_affiliation_string":"Polytechnique, Montreal, QC, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023544012","display_name":"Amer Baghdadi","orcid":"https://orcid.org/0000-0002-6181-6500"},"institutions":[{"id":"https://openalex.org/I4210127572","display_name":"IMT Atlantique","ror":"https://ror.org/030hj3061","country_code":"FR","type":"education","lineage":["https://openalex.org/I205703379","https://openalex.org/I4210127572"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210148559","https://openalex.org/I4210159245","https://openalex.org/I4405260085"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Amer Baghdadi","raw_affiliation_strings":["IMT Atlantique, CNRS UMR 6285 Lab-STICC, Brest, France"],"affiliations":[{"raw_affiliation_string":"IMT Atlantique, CNRS UMR 6285 Lab-STICC, Brest, France","institution_ids":["https://openalex.org/I4210127572","https://openalex.org/I1294671590","https://openalex.org/I161929037","https://openalex.org/I4210123702"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5060646555"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I161929037","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I45683168"],"apc_list":null,"apc_paid":null,"fwci":0.9251,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77597435,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.8472303152084351},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7704261541366577},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7682574391365051},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6210173964500427},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5575834512710571},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5159876346588135},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.49560654163360596},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4908088147640228},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4789300858974457},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4515612721443176},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4206400513648987},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.41037869453430176},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4094647467136383},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.358964204788208},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33811086416244507},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.27786433696746826},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09704411029815674}],"concepts":[{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.8472303152084351},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7704261541366577},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7682574391365051},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6210173964500427},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5575834512710571},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5159876346588135},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.49560654163360596},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4908088147640228},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4789300858974457},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4515612721443176},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4206400513648987},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.41037869453430176},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4094647467136383},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.358964204788208},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33811086416244507},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27786433696746826},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09704411029815674},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/rsp51120.2020.9244853","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp51120.2020.9244853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International Workshop on Rapid System Prototyping (RSP)","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:49420","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/49420/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2113130401","https://openalex.org/W2114223390","https://openalex.org/W2123530431","https://openalex.org/W2127490352","https://openalex.org/W2137813581","https://openalex.org/W2147584524","https://openalex.org/W2789254838","https://openalex.org/W3000215236"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W2367348190","https://openalex.org/W594316872","https://openalex.org/W2831860248","https://openalex.org/W2367794224","https://openalex.org/W2072850836","https://openalex.org/W2017163657","https://openalex.org/W1968650434","https://openalex.org/W2105610663","https://openalex.org/W1996607072"],"abstract_inverted_index":{"The":[0,103],"Quasi-Cyclic":[1],"(QC)":[2],"Low-Density":[3],"ParityCode":[4],"(LDPC)":[5],"is":[6,89],"the":[7,13,33,43,58,85,110,113,118,129],"key":[8],"error":[9],"correction":[10],"code":[11,31,36],"for":[12,84,138],"5":[14],"<sup":[15],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[16],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</sup>":[17],"Generation":[18],"(5G)":[19],"of":[20,48,112],"cellular":[21],"network":[22],"technology.":[23],"Designed":[24],"to":[25,41,108,122],"support":[26],"several":[27],"frame":[28,106],"sizes":[29],"and":[30,80,98],"rates,":[32],"5G":[34,86,101,126],"LDPC":[35,87,127],"structure":[37],"allows":[38],"high":[39,44,64],"parallelism":[40,107],"deliver":[42],"demanding":[45],"data":[46],"rate":[47,69,137],"10":[49],"Gb/s.":[50],"This":[51],"impressive":[52],"performance":[53],"introduces":[54],"challenging":[55],"constraints":[56],"on":[57,71],"hardware":[59,82],"design.":[60],"Particularly,":[61],"allowing":[62],"such":[63],"flexibility":[65],"can":[66],"introduce":[67],"processing":[68,114,119,136],"penalties":[70],"some":[72],"configurations.":[73,102],"In":[74],"this":[75],"context,":[76],"a":[77,123,134],"novel":[78],"efficient":[79],"flexible":[81],"architecture":[83,104],"decoder":[88],"proposed,":[90],"targeting":[91],"Field":[92],"Programmable":[93],"Gate":[94],"Array":[95],"(FPGA)":[96],"devices":[97],"supporting":[99],"all":[100],"supports":[105],"maximize":[109],"utilization":[111],"units,":[115],"significantly":[116],"improving":[117],"rate.":[120],"Compared":[121],"recent":[124],"commercial":[125],"decoder,":[128],"proposed":[130],"FPGA":[131],"prototype":[132],"achieves":[133],"higher":[135],"most":[139],"configurations":[140],"while":[141],"having":[142],"similar":[143],"complexity.":[144]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}