{"id":"https://openalex.org/W2289241984","doi":"https://doi.org/10.1109/rsp.2015.7416557","title":"Hard block reduction and synthesis improvements in Odin II","display_name":"Hard block reduction and synthesis improvements in Odin II","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2289241984","doi":"https://doi.org/10.1109/rsp.2015.7416557","mag":"2289241984"},"language":"en","primary_location":{"id":"doi:10.1109/rsp.2015.7416557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp.2015.7416557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Symposium on Rapid System Prototyping (RSP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081115024","display_name":"Bo Yan","orcid":"https://orcid.org/0000-0003-0256-9682"},"institutions":[{"id":"https://openalex.org/I106938459","display_name":"University of New Brunswick","ror":"https://ror.org/05nkf0n29","country_code":"CA","type":"education","lineage":["https://openalex.org/I106938459"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Bo Yan","raw_affiliation_strings":["Faculty of Computer Science, University of New Brunswick, Fredericton, New Brunswick, Canada"],"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science, University of New Brunswick, Fredericton, New Brunswick, Canada","institution_ids":["https://openalex.org/I106938459"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067605823","display_name":"Kenneth B. Kent","orcid":"https://orcid.org/0000-0003-2764-823X"},"institutions":[{"id":"https://openalex.org/I106938459","display_name":"University of New Brunswick","ror":"https://ror.org/05nkf0n29","country_code":"CA","type":"education","lineage":["https://openalex.org/I106938459"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kenneth B. Kent","raw_affiliation_strings":["Faculty of Computer Science, University of New Brunswick, Fredericton, New Brunswick, Canada"],"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science, University of New Brunswick, Fredericton, New Brunswick, Canada","institution_ids":["https://openalex.org/I106938459"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5081115024"],"corresponding_institution_ids":["https://openalex.org/I106938459"],"apc_list":null,"apc_paid":null,"fwci":0.3946,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.68640654,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"126","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8472690582275391},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7800388932228088},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7718979120254517},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.721062958240509},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.7029995918273926},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6125629544258118},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5394142270088196},{"id":"https://openalex.org/keywords/for-loop","display_name":"For loop","score":0.5192387700080872},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5121481418609619},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5017795562744141},{"id":"https://openalex.org/keywords/abstract-syntax-tree","display_name":"Abstract syntax tree","score":0.5009171962738037},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.45160990953445435},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4182608425617218},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3837597072124481},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35428863763809204},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.2425842583179474},{"id":"https://openalex.org/keywords/parsing","display_name":"Parsing","score":0.22611656785011292}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8472690582275391},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7800388932228088},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7718979120254517},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.721062958240509},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.7029995918273926},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6125629544258118},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5394142270088196},{"id":"https://openalex.org/C2779624466","wikidata":"https://www.wikidata.org/wiki/Q838119","display_name":"For loop","level":3,"score":0.5192387700080872},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5121481418609619},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5017795562744141},{"id":"https://openalex.org/C58646249","wikidata":"https://www.wikidata.org/wiki/Q127380","display_name":"Abstract syntax tree","level":3,"score":0.5009171962738037},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.45160990953445435},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4182608425617218},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3837597072124481},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35428863763809204},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.2425842583179474},{"id":"https://openalex.org/C186644900","wikidata":"https://www.wikidata.org/wiki/Q194152","display_name":"Parsing","level":2,"score":0.22611656785011292},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rsp.2015.7416557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp.2015.7416557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Symposium on Rapid System Prototyping (RSP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6100000143051147,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1525499693","https://openalex.org/W1528837436","https://openalex.org/W1971607366","https://openalex.org/W2023900486","https://openalex.org/W2035847677","https://openalex.org/W2055446421","https://openalex.org/W2138383740","https://openalex.org/W2155316178","https://openalex.org/W2168493238","https://openalex.org/W3100068060"],"related_works":["https://openalex.org/W2170314243","https://openalex.org/W2119179026","https://openalex.org/W2004826944","https://openalex.org/W2544421437","https://openalex.org/W1935030095","https://openalex.org/W2290175651","https://openalex.org/W2053146549","https://openalex.org/W4287074817","https://openalex.org/W3199489296","https://openalex.org/W3186925585"],"abstract_inverted_index":{"A":[0],"Field-Programmable":[1],"Gate":[2],"Array":[3],"(FPGA)":[4],"is":[5,22,47,154],"an":[6,23,101],"integrated":[7],"circuit":[8,128],"that":[9],"allows":[10,81],"users":[11],"to":[12,99,121,147],"program":[13],"product":[14],"features":[15],"and":[16,32,35,52,75,103,117,164,173],"functions":[17],"after":[18],"manufacturing.":[19],"Verilog-to-Routing":[20],"(VTR)":[21],"open":[24],"source":[25],"CAD":[26,33],"tool":[27],"for":[28,49,67,85],"conducting":[29],"FPGA":[30],"architecture":[31],"research":[34],"development.":[36],"As":[37],"one":[38],"of":[39,43,83,162,167],"the":[40,59,90,134,137,165],"core":[41],"tools":[42],"VTR,":[44],"Odin":[45,62,171],"II":[46,63,172],"responsible":[48],"Verilog":[50],"elaboration":[51,82],"hard":[53,76,131,150],"block":[54,77],"synthesis.":[55],"This":[56,79,141],"project":[57,142],"describes":[58],"improvements":[60],"in":[61,133],"on":[64],"three":[65,107],"aspects:":[66],"loop":[68,86],"support,":[69],"abstract":[70],"syntax":[71],"tree":[72],"(AST)":[73],"simplification":[74],"reduction.":[78],"work":[80],"a":[84,127,145],"statement":[87],"by":[88],"modifying":[89],"Abstract":[91],"Syntax":[92],"Tree":[93],"(AST).":[94],"There":[95],"are":[96,175],"different":[97],"alternatives":[98],"simplify":[100],"AST,":[102],"this":[104],"paper":[105],"demonstrates":[106],"ways:":[108],"simplifying":[109],"expressions":[110],"with":[111,115,156],"variables,":[112],"reducing":[113],"parameters":[114],"values":[116],"using":[118],"shift":[119],"operations":[120],"replace":[122],"multiplications":[123],"or":[124,160],"divisions.":[125],"For":[126],"design,":[129],"some":[130],"blocks":[132],"netlist":[135],"have":[136],"same":[138],"high-level":[139],"function.":[140],"further":[143],"provides":[144],"method":[146],"reduce":[148],"redundant":[149],"blocks.":[151],"Each":[152],"implementation":[153],"tested":[155],"designed":[157],"testing":[158],"cases":[159],"sets":[161],"benchmarks,":[163],"results":[166],"running":[168],"them":[169],"through":[170],"VTR":[174],"demonstrated.":[176]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}