{"id":"https://openalex.org/W2089729293","doi":"https://doi.org/10.1109/rsp.2014.6966897","title":"DRAC: a dynamically reconfigurable active L1 cache model for hybrid prototyping of multicore embedded systems","display_name":"DRAC: a dynamically reconfigurable active L1 cache model for hybrid prototyping of multicore embedded systems","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2089729293","doi":"https://doi.org/10.1109/rsp.2014.6966897","mag":"2089729293"},"language":"en","primary_location":{"id":"doi:10.1109/rsp.2014.6966897","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp.2014.6966897","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 25nd IEEE International Symposium on Rapid System Prototyping","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026827511","display_name":"Ali Barzegar","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ali Barzegar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","[Department of Electrical and Computer Engineering, Concordia University, Montr\u00e9al, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, Concordia University, Montr\u00e9al, Canada]","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112441744","display_name":"Ehsan Saboori","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ehsan Saboori","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","[Department of Electrical and Computer Engineering, Concordia University, Montr\u00e9al, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, Concordia University, Montr\u00e9al, Canada]","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109251050","display_name":"Samar Abdi","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Samar Abdi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","[Department of Electrical and Computer Engineering, Concordia University, Montr\u00e9al, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, Concordia University, Montr\u00e9al, Canada]","institution_ids":["https://openalex.org/I60158472"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60158472"],"apc_list":null,"apc_paid":null,"fwci":0.3151,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61926684,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"86","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8182610273361206},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7782906293869019},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7051888108253479},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6802055835723877},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6557261943817139},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5974730253219604},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.5105379819869995},{"id":"https://openalex.org/keywords/virtual-prototyping","display_name":"Virtual prototyping","score":0.49584946036338806},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4481467604637146},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.44129064679145813},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4206356406211853},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4147483706474304},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3483980894088745},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.11893817782402039},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10518580675125122}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8182610273361206},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7782906293869019},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7051888108253479},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6802055835723877},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6557261943817139},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5974730253219604},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5105379819869995},{"id":"https://openalex.org/C2780991453","wikidata":"https://www.wikidata.org/wiki/Q3408177","display_name":"Virtual prototyping","level":2,"score":0.49584946036338806},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4481467604637146},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.44129064679145813},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4206356406211853},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4147483706474304},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3483980894088745},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.11893817782402039},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10518580675125122},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rsp.2014.6966897","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp.2014.6966897","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 25nd IEEE International Symposium on Rapid System Prototyping","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334841","display_name":"Fonds de recherche du Qu\u00e9bec \u2013 Nature et technologies","ror":"https://ror.org/00b9f9778"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1496583045","https://openalex.org/W1969329158","https://openalex.org/W1971491113","https://openalex.org/W1975079715","https://openalex.org/W1981735283","https://openalex.org/W2064257503","https://openalex.org/W2066339098","https://openalex.org/W2105974337","https://openalex.org/W2116472588","https://openalex.org/W2139354295","https://openalex.org/W3146396127","https://openalex.org/W4255888795","https://openalex.org/W6629457367","https://openalex.org/W6645606667","https://openalex.org/W6677308523"],"related_works":["https://openalex.org/W2016877068","https://openalex.org/W2152989729","https://openalex.org/W4230093848","https://openalex.org/W4236020707","https://openalex.org/W4247641071","https://openalex.org/W2133355743","https://openalex.org/W1775407054","https://openalex.org/W1499219504","https://openalex.org/W2532806932","https://openalex.org/W4200503091"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,21,32,37,55,107,112],"novel":[4],"dynamically":[5],"reconfigurable":[6],"active":[7],"L1":[8],"cache":[9,52,109],"model":[10,53,59,110],"for":[11,64,86,137],"hybrid":[12,17,41,138],"prototyping,":[13],"called":[14],"DRAC.":[15,49],"The":[16,50],"prototyping":[18,42,139],"technique":[19],"simulates":[20],"multicore":[22,65,80,141],"embedded":[23,72],"system":[24,73],"using":[25],"an":[26],"emulation":[27],"kernel":[28],"on":[29],"top":[30],"of":[31,36,140],"single":[33,113],"physical":[34],"instance":[35],"core.":[38],"We":[39,116],"extend":[40],"by":[43],"supporting":[44],"memory":[45],"hierarchy":[46],"modeling":[47],"with":[48],"presented":[51],"is":[54,61,104,135],"standalone":[56,108],"cycle":[57],"accurate":[58],"that":[60],"further":[62],"customized":[63],"emulation.":[66],"DRAC":[67,103,134],"run-time":[68],"configurability":[69],"enables":[70],"the":[71,84],"designer":[74],"to":[75],"simulate":[76],"and":[77,97,122],"explore":[78],"different":[79],"design":[81],"options":[82],"without":[83],"need":[85],"full":[87],"FPGA":[88],"prototyping.":[89],"Our":[90],"experimental":[91],"results":[92],"show":[93],"2.78%":[94],"average":[95],"error":[96,101,129],"5.06%":[98],"worst":[99,127],"case":[100,128],"when":[102,133],"used":[105,136],"as":[106],"in":[111,130],"core":[114],"design.":[115],"also":[117],"observed":[118],"100%":[119],"relative":[120],"accuracy":[121],"less":[123],"than":[124],"13%":[125],"absolute":[126],"timing":[131],"estimation":[132],"designs.":[142]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}