{"id":"https://openalex.org/W1995310333","doi":"https://doi.org/10.1109/rsp.2012.6380698","title":"Enabling partially reconfigurable IP cores parameterisation and integration using MARTE and IP-XACT","display_name":"Enabling partially reconfigurable IP cores parameterisation and integration using MARTE and IP-XACT","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W1995310333","doi":"https://doi.org/10.1109/rsp.2012.6380698","mag":"1995310333"},"language":"en","primary_location":{"id":"doi:10.1109/rsp.2012.6380698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp.2012.6380698","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-00788463","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044516813","display_name":"Gilberto Ochoa\u2010Ruiz","orcid":"https://orcid.org/0000-0002-9896-8727"},"institutions":[{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439"]},{"id":"https://openalex.org/I4210136953","display_name":"Laboratoire d\u2019\u00c9lectronique, Informatique et Image","ror":"https://ror.org/04gnd7c94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210118524","https://openalex.org/I4210134562","https://openalex.org/I4210136953","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"G. Ochoa-Ruiz","raw_affiliation_strings":["LE2I Laboratory, Universit\u00e9 de Bourgogne, France","Laboratoire Electronique, Informatique et Image [UMR6306]"],"affiliations":[{"raw_affiliation_string":"LE2I Laboratory, Universit\u00e9 de Bourgogne, France","institution_ids":["https://openalex.org/I177064439"]},{"raw_affiliation_string":"Laboratoire Electronique, Informatique et Image [UMR6306]","institution_ids":["https://openalex.org/I4210136953"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081214471","display_name":"Ouassila Labbani","orcid":"https://orcid.org/0000-0001-5521-0126"},"institutions":[{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439"]},{"id":"https://openalex.org/I4210136953","display_name":"Laboratoire d\u2019\u00c9lectronique, Informatique et Image","ror":"https://ror.org/04gnd7c94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210118524","https://openalex.org/I4210134562","https://openalex.org/I4210136953","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"O. Labbani","raw_affiliation_strings":["LE2I Laboratory, Universit\u00e9 de Bourgogne, France","Laboratoire Electronique, Informatique et Image [UMR6306]"],"affiliations":[{"raw_affiliation_string":"LE2I Laboratory, Universit\u00e9 de Bourgogne, France","institution_ids":["https://openalex.org/I177064439"]},{"raw_affiliation_string":"Laboratoire Electronique, Informatique et Image [UMR6306]","institution_ids":["https://openalex.org/I4210136953"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033215653","display_name":"El\u2010Bay Bourennane","orcid":"https://orcid.org/0000-0002-4809-3002"},"institutions":[{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439"]},{"id":"https://openalex.org/I4210136953","display_name":"Laboratoire d\u2019\u00c9lectronique, Informatique et Image","ror":"https://ror.org/04gnd7c94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210118524","https://openalex.org/I4210134562","https://openalex.org/I4210136953","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"E. Bourennane","raw_affiliation_strings":["LE2I Laboratory, Universit\u00e9 de Bourgogne, France","Laboratoire Electronique, Informatique et Image [UMR6306]"],"affiliations":[{"raw_affiliation_string":"LE2I Laboratory, Universit\u00e9 de Bourgogne, France","institution_ids":["https://openalex.org/I177064439"]},{"raw_affiliation_string":"Laboratoire Electronique, Informatique et Image [UMR6306]","institution_ids":["https://openalex.org/I4210136953"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076602293","display_name":"Sana Cherif","orcid":null},"institutions":[{"id":"https://openalex.org/I4210138412","display_name":"Centre de recherche Inria Lille - Nord Europe","ror":"https://ror.org/04eej9726","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210138412"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I174424907","display_name":"Laboratoire d'Informatique Fondamentale de Lille","ror":"https://ror.org/05rhg0h08","country_code":"FR","type":"facility","lineage":["https://openalex.org/I174424907"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Cherif","raw_affiliation_strings":["INRIA Lille Nord Europe, Villeneuve d'Ascq, France","Laboratoire d'Informatique Fondamentale de Lille","Contributions of the Data parallelism to real time"],"affiliations":[{"raw_affiliation_string":"INRIA Lille Nord Europe, Villeneuve d'Ascq, France","institution_ids":["https://openalex.org/I4210138412","https://openalex.org/I1326498283"]},{"raw_affiliation_string":"Laboratoire d'Informatique Fondamentale de Lille","institution_ids":["https://openalex.org/I174424907"]},{"raw_affiliation_string":"Contributions of the Data parallelism to real time","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110638709","display_name":"Samy Meftali","orcid":"https://orcid.org/0000-0002-0589-3042"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I4210138412","display_name":"Centre de recherche Inria Lille - Nord Europe","ror":"https://ror.org/04eej9726","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210138412"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Meftali","raw_affiliation_strings":["INRIA Lille Nord Europe, Villeneuve d'Ascq, France","Inria Lille - Nord Europe"],"affiliations":[{"raw_affiliation_string":"INRIA Lille Nord Europe, Villeneuve d'Ascq, France","institution_ids":["https://openalex.org/I4210138412","https://openalex.org/I1326498283"]},{"raw_affiliation_string":"Inria Lille - Nord Europe","institution_ids":["https://openalex.org/I4210138412"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111522416","display_name":"Jean\u2010Luc Dekeyser","orcid":null},"institutions":[{"id":"https://openalex.org/I174424907","display_name":"Laboratoire d'Informatique Fondamentale de Lille","ror":"https://ror.org/05rhg0h08","country_code":"FR","type":"facility","lineage":["https://openalex.org/I174424907"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I4210138412","display_name":"Centre de recherche Inria Lille - Nord Europe","ror":"https://ror.org/04eej9726","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210138412"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J.-L. Dekeyser","raw_affiliation_strings":["INRIA Lille Nord Europe, Villeneuve d'Ascq, France","Laboratoire d'Informatique Fondamentale de Lille","Contributions of the Data parallelism to real time"],"affiliations":[{"raw_affiliation_string":"INRIA Lille Nord Europe, Villeneuve d'Ascq, France","institution_ids":["https://openalex.org/I4210138412","https://openalex.org/I1326498283"]},{"raw_affiliation_string":"Laboratoire d'Informatique Fondamentale de Lille","institution_ids":["https://openalex.org/I174424907"]},{"raw_affiliation_string":"Contributions of the Data parallelism to real time","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5044516813"],"corresponding_institution_ids":["https://openalex.org/I177064439","https://openalex.org/I4210136953"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.14032469,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"107","last_page":"113"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.812402069568634},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6927688121795654},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6031226515769958},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5316992998123169},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5263354182243347},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5213059782981873},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5151394605636597},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.4773412048816681},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.45543986558914185},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.2469661831855774},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20329371094703674},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.18362364172935486}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.812402069568634},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6927688121795654},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6031226515769958},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5316992998123169},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5263354182243347},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5213059782981873},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5151394605636597},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.4773412048816681},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.45543986558914185},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.2469661831855774},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20329371094703674},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.18362364172935486},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/rsp.2012.6380698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp.2012.6380698","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.392.7521","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.392.7521","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://hal.inria.fr/docs/00/78/84/63/PDF/Paper_RSPS_v2.0.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.653.3661","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.653.3661","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://hal.archives-ouvertes.fr/hal-00788463/document/","raw_type":"text"},{"id":"pmh:oai:HAL:hal-00788463v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00788463","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP), Oct 2012, Finland. pp.107 -113","raw_type":"Conference papers"},{"id":"pmh:oai:lilloa.univ-lille.fr:20.500.12210/26972","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.12210/26972","pdf_url":null,"source":{"id":"https://openalex.org/S4306402203","display_name":"LillOA (Universit\u00e9 de Lille (University Of Lille))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210123514","host_organization_name":"Centre d'Etudes en Civilisations, Langues et Litt\u00e9ratures Etrang\u00e8res","host_organization_lineage":["https://openalex.org/I4210123514"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-00788463v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00788463","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP), Oct 2012, Finland. pp.107 -113","raw_type":"Conference papers"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.49000000953674316}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320883","display_name":"Agence Nationale de la Recherche","ror":"https://ror.org/00rbzpz17"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W66002137","https://openalex.org/W1577895842","https://openalex.org/W2033524082","https://openalex.org/W2070859813","https://openalex.org/W2114431978","https://openalex.org/W2116479634","https://openalex.org/W2148739952","https://openalex.org/W2538318218","https://openalex.org/W2906776606","https://openalex.org/W6634468092"],"related_works":["https://openalex.org/W1984744919","https://openalex.org/W2132930690","https://openalex.org/W2770599040","https://openalex.org/W1901380330","https://openalex.org/W3009812692","https://openalex.org/W2075164989","https://openalex.org/W2901324294","https://openalex.org/W4248324254","https://openalex.org/W3017219868","https://openalex.org/W3117872823"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,21,30,88,123,129,134,145],"framework":[4],"which":[5,35,60,133],"facilitates":[6],"the":[7,52,56,61,65,71,95,112,117],"parameterization":[8,81],"and":[9,45,82,87,142],"integration":[10,83],"of":[11,23,55,64,119],"IP":[12,120],"cores":[13,121],"into":[14],"partially":[15],"reconfigurable":[16],"SoC":[17],"platforms,":[18],"departing":[19],"from":[20,94],"high-level":[22],"abstraction.":[24],"The":[25,47],"approach":[26],"is":[27,84,114,138],"based":[28],"in":[29,59,109,122,132,140,144],"Model-Driven":[31],"Engineering":[32],"(MDE)":[33],"methodology,":[34],"exploits":[36],"two":[37],"widely":[38],"used":[39],"standards":[40],"for":[41,80],"Systems-on-Chip":[42],"specification,":[43],"MARTE":[44,141],"IP-XACT.":[46],"presented":[48],"work":[49],"deals":[50],"with":[51],"deployment":[53],"level":[54,73],"MDE":[57],"approach,":[58],"abstract":[62],"components":[63],"platform":[66,137],"are":[67,107],"first":[68],"linked":[69],"to":[70,116],"lower":[72],"IP-XACT":[74,97,105],"counterparts.":[75],"At":[76],"this":[77],"phase,":[78],"information":[79],"readily":[85],"available,":[86],"synthesizable":[89],"model":[90,99],"can":[91],"be":[92],"obtained":[93],"generated":[96],"through":[98],"transformations.":[100],"We":[101,127],"detail":[102],"how":[103],"certain":[104],"objects":[106],"exploited":[108],"our":[110],"approach;":[111],"emphasis":[113],"given":[115],"generation":[118],"Xilinx":[124],"EDK":[125],"environment.":[126],"provide":[128],"case":[130],"study":[131],"complete":[135],"DPR":[136],"modeled":[139],"implemented":[143],"FPGA.":[146]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}