{"id":"https://openalex.org/W2157093403","doi":"https://doi.org/10.1109/rsp.2012.6380687","title":"A spectrum of MPSoC models for design space exploration and its use","display_name":"A spectrum of MPSoC models for design space exploration and its use","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W2157093403","doi":"https://doi.org/10.1109/rsp.2012.6380687","mag":"2157093403"},"language":"en","primary_location":{"id":"doi:10.1109/rsp.2012.6380687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp.2012.6380687","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081844052","display_name":"Carlos Alberto Petry","orcid":null},"institutions":[{"id":"https://openalex.org/I162148367","display_name":"Pontificia Universidad Cat\u00f3lica de Chile","ror":"https://ror.org/04teye511","country_code":"CL","type":"education","lineage":["https://openalex.org/I162148367"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Carlos A. Petry","raw_affiliation_strings":["FACIN-Faculdade de Inform\u00e1tica, Pontificia Universidad Cat\u00f3lica de Chile, Porto Alegre, Rio Grande do Sul, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FACIN-Faculdade de Inform\u00e1tica, Pontificia Universidad Cat\u00f3lica de Chile, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I162148367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051866145","display_name":"Eduardo W\u00e4chter","orcid":"https://orcid.org/0000-0002-4014-5891"},"institutions":[{"id":"https://openalex.org/I162148367","display_name":"Pontificia Universidad Cat\u00f3lica de Chile","ror":"https://ror.org/04teye511","country_code":"CL","type":"education","lineage":["https://openalex.org/I162148367"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Eduardo W. Wachter","raw_affiliation_strings":["FACIN-Faculdade de Inform\u00e1tica, Pontificia Universidad Cat\u00f3lica de Chile, Porto Alegre, Rio Grande do Sul, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FACIN-Faculdade de Inform\u00e1tica, Pontificia Universidad Cat\u00f3lica de Chile, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I162148367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083643783","display_name":"Guilherme Castilhos","orcid":null},"institutions":[{"id":"https://openalex.org/I162148367","display_name":"Pontificia Universidad Cat\u00f3lica de Chile","ror":"https://ror.org/04teye511","country_code":"CL","type":"education","lineage":["https://openalex.org/I162148367"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Guilherme M. de Castilhos","raw_affiliation_strings":["FACIN-Faculdade de Inform\u00e1tica, Pontificia Universidad Cat\u00f3lica de Chile, Porto Alegre, Rio Grande do Sul, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FACIN-Faculdade de Inform\u00e1tica, Pontificia Universidad Cat\u00f3lica de Chile, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I162148367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025418231","display_name":"Fernando Moraes","orcid":"https://orcid.org/0000-0001-6126-6847"},"institutions":[{"id":"https://openalex.org/I162148367","display_name":"Pontificia Universidad Cat\u00f3lica de Chile","ror":"https://ror.org/04teye511","country_code":"CL","type":"education","lineage":["https://openalex.org/I162148367"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Fernando G. Moraes","raw_affiliation_strings":["FACIN-Faculdade de Inform\u00e1tica, Pontificia Universidad Cat\u00f3lica de Chile, Porto Alegre, Rio Grande do Sul, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FACIN-Faculdade de Inform\u00e1tica, Pontificia Universidad Cat\u00f3lica de Chile, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I162148367"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072149252","display_name":"Ney Calazans","orcid":"https://orcid.org/0000-0002-0467-4294"},"institutions":[{"id":"https://openalex.org/I162148367","display_name":"Pontificia Universidad Cat\u00f3lica de Chile","ror":"https://ror.org/04teye511","country_code":"CL","type":"education","lineage":["https://openalex.org/I162148367"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Ney L. V. Calazans","raw_affiliation_strings":["FACIN-Faculdade de Inform\u00e1tica, Pontificia Universidad Cat\u00f3lica de Chile, Porto Alegre, Rio Grande do Sul, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FACIN-Faculdade de Inform\u00e1tica, Pontificia Universidad Cat\u00f3lica de Chile, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I162148367"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162148367"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"30","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8347102403640747},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8277793526649475},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7292129397392273},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6987744569778442},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.5887330174446106},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5698851346969604},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5684621334075928},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5465835928916931},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48596417903900146},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.464944988489151},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4049619138240814},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.349759578704834},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2109215259552002},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.11459773778915405}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8347102403640747},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8277793526649475},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7292129397392273},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6987744569778442},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.5887330174446106},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5698851346969604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5684621334075928},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5465835928916931},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48596417903900146},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.464944988489151},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4049619138240814},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.349759578704834},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2109215259552002},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.11459773778915405},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rsp.2012.6380687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp.2012.6380687","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4099999964237213}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"},{"id":"https://openalex.org/F4320322502","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado do Rio Grande do Sul","ror":"https://ror.org/05k49za97"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1989828912","https://openalex.org/W2074271143","https://openalex.org/W2084943493","https://openalex.org/W2113302371","https://openalex.org/W2123184444","https://openalex.org/W2126314530","https://openalex.org/W2152099665","https://openalex.org/W2160642395","https://openalex.org/W4256075606"],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W2576551918","https://openalex.org/W2056447856","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W3043614744","https://openalex.org/W2105957719","https://openalex.org/W1484603919","https://openalex.org/W1973069902","https://openalex.org/W2124403023"],"abstract_inverted_index":{"Implementing":[0],"on-chip":[1],"multiprocessors":[2],"is":[3,121],"enabled":[4],"by":[5,35],"the":[6,20,36,52,80,104,142,145,150],"use":[7,37,53],"of":[8,22,29,38,43,54,58,75,128,131,137,144],"deep":[9],"submicron":[10],"technologies":[11],"and":[12,25,68,73,77,90,135],"constitutes":[13],"today":[14],"a":[15,39,56,119],"daunting":[16],"task,":[17],"due":[18],"to":[19],"complexity":[21],"their":[23],"design":[24],"verification.":[26],"The":[27],"development":[28,84,89],"such":[30,55,86],"devices":[31],"can":[32,94,107],"be":[33,108],"facilitated":[34],"carefully":[40],"crafted":[41],"set":[42,57],"models":[44,60],"for":[45],"each":[46],"implementation":[47,106],"step.":[48],"This":[49],"paper":[50],"proposes":[51],"abstract":[59,99],"at":[61],"several":[62,124],"levels.":[63],"These":[64],"improve":[65],"simulation":[66],"speed":[67],"observability":[69],"in":[70,79,103,123,141],"one":[71],"sense":[72],"level":[74,112],"detail":[76],"precision":[78],"opposite":[81],"sense.":[82],"Initial":[83],"tasks":[85],"as":[87],"software":[88],"functionality":[91],"specification":[92],"refinement":[93],"evolve":[95],"fast":[96],"with":[97,110],"very":[98],"models,":[100],"while":[101],"confidence":[102],"final":[105],"achieved":[109],"lower":[111],"models.":[113],"Our":[114],"basic":[115],"multi-processor":[116],"system":[117],"on":[118],"chip":[120],"configurable":[122],"parameters,":[125],"including":[126],"number":[127],"processors,":[129],"type":[130],"employed":[132],"communication":[133],"architecture":[134],"combination":[136],"abstraction":[138],"levels":[139],"used":[140],"description":[143],"distinct":[146],"modules":[147],"that":[148],"compose":[149],"model.":[151]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}