{"id":"https://openalex.org/W2156554373","doi":"https://doi.org/10.1109/rsp.2011.5929978","title":"Validation of channel decoding ASIPs a case study","display_name":"Validation of channel decoding ASIPs a case study","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2156554373","doi":"https://doi.org/10.1109/rsp.2011.5929978","mag":"2156554373"},"language":"en","primary_location":{"id":"doi:10.1109/rsp.2011.5929978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp.2011.5929978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 22nd IEEE International Symposium on Rapid System Prototyping","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033904276","display_name":"Christian Brehm","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Christian Brehm","raw_affiliation_strings":["Microelectronic Systems Design Research Group, University of Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Design Research Group, University of Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059285190","display_name":"Norbert Wehn","orcid":"https://orcid.org/0000-0002-9010-086X"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Norbert Wehn","raw_affiliation_strings":["Microelectronic Systems Design Research Group, University of Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Design Research Group, University of Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002709002","display_name":"Sacha Loitz","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sacha Loitz","raw_affiliation_strings":["Electronic Design Automation Research Group, University of Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Electronic Design Automation Research Group, University of Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066184879","display_name":"Wolfgang Kunz","orcid":"https://orcid.org/0000-0002-6612-2946"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Wolfgang Kunz","raw_affiliation_strings":["Electronic Design Automation Research Group, University of Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Electronic Design Automation Research Group, University of Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5033904276"],"corresponding_institution_ids":["https://openalex.org/I153267046"],"apc_list":null,"apc_paid":null,"fwci":0.2519,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59329961,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"74","last_page":"78"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8167794942855835},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6239205598831177},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5417386293411255},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5341960787773132},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.4834178686141968},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.457507848739624},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4433711767196655},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2250554859638214},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.146975576877594}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8167794942855835},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6239205598831177},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5417386293411255},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5341960787773132},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4834178686141968},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.457507848739624},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4433711767196655},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2250554859638214},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.146975576877594},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rsp.2011.5929978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp.2011.5929978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 22nd IEEE International Symposium on Rapid System Prototyping","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2078723193","https://openalex.org/W2111243257","https://openalex.org/W2111803746","https://openalex.org/W2113622688","https://openalex.org/W2114467053","https://openalex.org/W2118559083","https://openalex.org/W2137860668","https://openalex.org/W2153506856","https://openalex.org/W2157528413","https://openalex.org/W2162218913","https://openalex.org/W2171130495","https://openalex.org/W4233334247"],"related_works":["https://openalex.org/W1998013902","https://openalex.org/W2550108858","https://openalex.org/W4247993032","https://openalex.org/W2120424507","https://openalex.org/W1781968824","https://openalex.org/W3145476088","https://openalex.org/W2117274229","https://openalex.org/W2502691491","https://openalex.org/W1963867998","https://openalex.org/W3002622661"],"abstract_inverted_index":{"It":[0],"is":[1,8,111,191],"well":[2,179],"known":[3],"that":[4],"validation":[5,20,148,161],"and":[6,21,24,33,73,142,157,182,193],"verification":[7,22],"the":[9,36,50,107,112,136,140,143,155,160],"most":[10],"time":[11],"consuming":[12],"step":[13],"in":[14,54],"complex":[15,129],"System-on-Chip":[16],"design.":[17],"Thus,":[18],"different":[19],"approaches":[23],"methodologies":[25],"for":[26,57,86,117,154,184],"various":[27],"implementation":[28,46],"styles":[29],"have":[30,63,90,126],"been":[31],"devised":[32],"adopted":[34],"by":[35],"industry.":[37],"Application":[38],"specific":[39,97],"instruction":[40,130],"set-processors":[41],"(ASIPs)":[42],"are":[43],"an":[44,186,197],"emerging":[45],"technology":[47],"to":[48,64,80,95,102,120,135,165],"solve":[49],"energy":[51],"efficiency/flexibility":[52,109],"trade-off":[53],"baseband":[55],"processing":[56],"wireless":[58],"communication":[59],"where":[60],"multiple":[61],"standards":[62],"be":[65],"supported":[66],"at":[67],"a":[68,74,91,96,127,169,172],"very":[69,128],"low":[70],"power":[71],"budget":[72],"small":[75],"silicon":[76],"footprint.":[77],"In":[78,168],"order":[79],"balance":[81],"these":[82,87,123],"contrary":[83],"aims":[84],"ASIPs":[85,124,163],"application":[88],"domains":[89],"restricted":[92],"functionality":[93],"tailored":[94,164],"class":[98],"of":[99,106,114,159,162],"algorithms":[100],"compared":[101],"traditional":[103],"ASIPs.":[104],"Downside":[105],"outstanding":[108],"ratio":[110],"coincidence":[113],"bad":[115],"attributes":[116],"validation.":[118],"Compared":[119],"standard":[121],"processors,":[122],"often":[125],"set":[131],"architecture":[132],"(ISA)":[133],"due":[134],"tight":[137],"coupling":[138],"between":[139],"instructions":[141],"optimized":[144],"micro-architecture":[145],"requiring":[146],"new":[147],"concepts.":[149],"This":[150],"paper":[151],"will":[152],"sensitize":[153],"distinctiveness":[156],"complexity":[158],"channel":[166,188],"decoding.":[167],"case":[170],"study":[171],"composite":[173],"approach":[174],"comprising":[175],"formal":[176],"methods":[177],"as":[178,180],"simulations":[181],"rapid-prototyping":[183],"validating":[185],"existing":[187],"decoding":[189],"ASIP":[190],"applied":[192],"transferred":[194],"it":[195],"into":[196],"industry":[198],"product.":[199]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}