{"id":"https://openalex.org/W2098002231","doi":"https://doi.org/10.1109/rsp.2010.5656435","title":"Combining memory optimization with mapping of multimedia applications for multi-processors system-on-chip","display_name":"Combining memory optimization with mapping of multimedia applications for multi-processors system-on-chip","publication_year":2010,"publication_date":"2010-06-01","ids":{"openalex":"https://openalex.org/W2098002231","doi":"https://doi.org/10.1109/rsp.2010.5656435","mag":"2098002231"},"language":"en","primary_location":{"id":"doi:10.1109/rsp.2010.5656435","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp.2010.5656435","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 21st IEEE International Symposium on Rapid System Protyping","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075649430","display_name":"B. Girodias","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"B. Girodias","raw_affiliation_strings":["Polytechnique Montreal, Montreal, QC, CA","Ecole Polytechnique de Montr\u00e9al,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Polytechnique Montreal, Montreal, QC, CA","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"Ecole Polytechnique de Montr\u00e9al,","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010956007","display_name":"L. Gheorghe","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"L. Gheorghe","raw_affiliation_strings":["Polytechnique Montreal, Montreal, QC, CA","Ecole Polytechnique de Montr\u00e9al,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Polytechnique Montreal, Montreal, QC, CA","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"Ecole Polytechnique de Montr\u00e9al,","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026685316","display_name":"Youcef Bouchebaba","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Y. Bouchebaba","raw_affiliation_strings":["Polytechnique Montreal, Montreal, QC, CA","Ecole Polytechnique de Montr\u00e9al,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Polytechnique Montreal, Montreal, QC, CA","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"Ecole Polytechnique de Montr\u00e9al,","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022527556","display_name":"Gabriela Nicolescu","orcid":"https://orcid.org/0000-0002-5205-9931"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"G. Nicolescu","raw_affiliation_strings":["Polytechnique Montreal, Montreal, QC, CA","Ecole Polytechnique de Montr\u00e9al,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Polytechnique Montreal, Montreal, QC, CA","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"Ecole Polytechnique de Montr\u00e9al,","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048679498","display_name":"E.M. Aboulhamid","orcid":null},"institutions":[{"id":"https://openalex.org/I70931966","display_name":"Universit\u00e9 de Montr\u00e9al","ror":"https://ror.org/0161xgx34","country_code":"CA","type":"education","lineage":["https://openalex.org/I70931966"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"E. M. Aboulhamid","raw_affiliation_strings":["Universit\u00e9 de Montreal, Canada","UNIVERSITE DE MONTREAL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Montreal, Canada","institution_ids":["https://openalex.org/I70931966"]},{"raw_affiliation_string":"UNIVERSITE DE MONTREAL","institution_ids":["https://openalex.org/I70931966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024214334","display_name":"M. Langevin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ","FR"],"is_corresponding":false,"raw_author_name":"M. Langevin","raw_affiliation_strings":["STMicroelectronics, France","STMicroelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"STMicroelectronics","institution_ids":["https://openalex.org/I4210124177"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073518200","display_name":"Pierre Paulin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ","FR"],"is_corresponding":false,"raw_author_name":"P. Paulin","raw_affiliation_strings":["STMicroelectronics, France","STMicroelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"STMicroelectronics","institution_ids":["https://openalex.org/I4210124177"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.15343866,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.852173924446106},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5773860216140747},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.57184898853302},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4557795226573944},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.44053977727890015},{"id":"https://openalex.org/keywords/multimedia","display_name":"Multimedia","score":0.4228234589099884},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41337263584136963},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4129113554954529},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.39730799198150635},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2536916136741638},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.1661689281463623}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.852173924446106},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5773860216140747},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.57184898853302},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4557795226573944},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.44053977727890015},{"id":"https://openalex.org/C49774154","wikidata":"https://www.wikidata.org/wiki/Q131765","display_name":"Multimedia","level":1,"score":0.4228234589099884},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41337263584136963},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4129113554954529},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.39730799198150635},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2536916136741638},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.1661689281463623},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/rsp.2010.5656435","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp.2010.5656435","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 21st IEEE International Symposium on Rapid System Protyping","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:18260","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/18260/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1522139285","https://openalex.org/W1539965958","https://openalex.org/W1737297434","https://openalex.org/W1966708457","https://openalex.org/W1968535060","https://openalex.org/W1973122629","https://openalex.org/W1998431535","https://openalex.org/W2003080753","https://openalex.org/W2003368909","https://openalex.org/W2058338151","https://openalex.org/W2119609467","https://openalex.org/W2122059383","https://openalex.org/W2126799727","https://openalex.org/W2134408405","https://openalex.org/W2142386205","https://openalex.org/W2143627170","https://openalex.org/W2151406013","https://openalex.org/W2151937931","https://openalex.org/W2164095419","https://openalex.org/W2165100134","https://openalex.org/W2170653240","https://openalex.org/W2540500304","https://openalex.org/W4237521714","https://openalex.org/W4249805734","https://openalex.org/W4250661686","https://openalex.org/W4254265573"],"related_works":["https://openalex.org/W2283291034","https://openalex.org/W2361108168","https://openalex.org/W2371326151","https://openalex.org/W2051367001","https://openalex.org/W2031223288","https://openalex.org/W120809922","https://openalex.org/W2018201225","https://openalex.org/W4256156012","https://openalex.org/W2183050249","https://openalex.org/W2084925448"],"abstract_inverted_index":{"Multiprocessor":[0],"systems-on-chips":[1],"(MPSoCs)":[2],"are":[3,17,116],"defined":[4],"as":[5,25],"one":[6],"of":[7,11,46,62,78,96,102],"the":[8,12,44,52,76],"main":[9],"drivers":[10],"industrial":[13],"semiconductors":[14],"revolution.":[15],"They":[16],"good":[18],"candidates":[19],"for":[20,33,90,118],"systems":[21],"and":[22,41,71,81,106,123],"applications":[23,38,50,67],"such":[24],"multimedia.":[26],"Memory":[27],"is":[28],"becoming":[29],"a":[30,87],"key":[31],"player":[32],"significant":[34,114],"improvements":[35,115],"in":[36,51],"these":[37,66],"(power,":[39],"performance":[40],"area).":[42],"With":[43],"emergence":[45],"more":[47],"embedded":[48],"multimedia":[49],"industry,":[53],"this":[54],"issue":[55],"becomes":[56],"increasingly":[57],"vital.":[58],"The":[59],"large":[60],"amount":[61],"data":[63],"manipulated":[64],"by":[65],"requires":[68],"high-capacity":[69],"calculation":[70],"memory.":[72],"This":[73,84,99],"leads":[74],"to":[75,109],"need":[77],"new":[79],"optimization":[80,93],"mapping":[82,95,111],"techniques.":[83],"paper":[85],"presents":[86],"novel":[88],"approach":[89,100],"combining":[91],"memory":[92,119],"with":[94],"data-driven":[97],"applications.":[98],"consists":[101],"task":[103],"graph":[104],"transformation":[105],"its":[107],"integration":[108],"existing":[110],"algorithms.":[112],"Some":[113],"obtained":[117],"gain,":[120],"communication":[121],"load":[122],"physical":[124],"links.":[125]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}