{"id":"https://openalex.org/W2154988593","doi":"https://doi.org/10.1109/rsp.2010.5656326","title":"An FPGA based semi-parallel architecture for higher order Moving Target Indication (MTI) processing","display_name":"An FPGA based semi-parallel architecture for higher order Moving Target Indication (MTI) processing","publication_year":2010,"publication_date":"2010-06-01","ids":{"openalex":"https://openalex.org/W2154988593","doi":"https://doi.org/10.1109/rsp.2010.5656326","mag":"2154988593"},"language":"en","primary_location":{"id":"doi:10.1109/rsp.2010.5656326","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp.2010.5656326","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 21st IEEE International Symposium on Rapid System Protyping","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100747768","display_name":"Zulfiqar Ali","orcid":"https://orcid.org/0000-0001-9291-8342"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zulfiqar Ali","raw_affiliation_strings":["Irtiqa Technologies, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Irtiqa Technologies, Pakistan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038411009","display_name":"Ali Arshad","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ali Arshad","raw_affiliation_strings":["Irtiqa Technologies, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Irtiqa Technologies, Pakistan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058275260","display_name":"Umair Razzaq","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Umair Razzaq","raw_affiliation_strings":["Irtiqa Technologies, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Irtiqa Technologies, Pakistan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0418,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.86190408,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10891","display_name":"Radar Systems and Signal Processing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10891","display_name":"Radar Systems and Signal Processing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11038","display_name":"Advanced SAR Imaging Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7919307947158813},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6602594256401062},{"id":"https://openalex.org/keywords/radar","display_name":"Radar","score":0.5794721841812134},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.500633955001831},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46110138297080994},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4570704698562622},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.43065518140792847},{"id":"https://openalex.org/keywords/clutter","display_name":"Clutter","score":0.41568273305892944},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4146050810813904},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.41150298714637756},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.399140864610672}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7919307947158813},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6602594256401062},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.5794721841812134},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.500633955001831},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46110138297080994},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4570704698562622},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.43065518140792847},{"id":"https://openalex.org/C132094186","wikidata":"https://www.wikidata.org/wiki/Q641585","display_name":"Clutter","level":3,"score":0.41568273305892944},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4146050810813904},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.41150298714637756},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.399140864610672},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rsp.2010.5656326","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rsp.2010.5656326","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 21st IEEE International Symposium on Rapid System Protyping","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W76554877","https://openalex.org/W595851582","https://openalex.org/W2108053085","https://openalex.org/W2108634284","https://openalex.org/W2121992054","https://openalex.org/W2136744825","https://openalex.org/W2143803107","https://openalex.org/W2165422296","https://openalex.org/W3148389119","https://openalex.org/W4285719527","https://openalex.org/W6630940198"],"related_works":["https://openalex.org/W2062345202","https://openalex.org/W3094426418","https://openalex.org/W2352309852","https://openalex.org/W2381231969","https://openalex.org/W2373066471","https://openalex.org/W1508811950","https://openalex.org/W4366380722","https://openalex.org/W2949708319","https://openalex.org/W2380210889","https://openalex.org/W2379107344"],"abstract_inverted_index":{"The":[0,30,63,89,189,201,229],"design":[1,202,230],"and":[2,58,80,101,118,184],"implementation":[3],"of":[4,18,34,69,82,91,96,178,226,238],"a":[5,19,93,109,114,149,159,164,170,194,210,218],"higher":[6,35],"order":[7,36],"Moving":[8],"Target":[9],"Indication":[10],"(MTI)":[11],"engine":[12],"is":[13,16,40,53,174,186,191,203,258],"presented.":[14],"This":[15],"part":[17],"single":[20,110],"chip":[21,255],"radar":[22,97],"signal":[23],"processor":[24],"also":[25,187],"incorporating":[26],"the":[27,51,60,67,76,130,143,222,227,232,239,247,253],"subsequent":[28],"algorithms.":[29,145],"bottleneck":[31],"in":[32,99,169,221],"use":[33,68,81],"filters":[37],"for":[38,74,86,106,142,260],"MTI":[39],"not":[41,244],"an":[42],"algorithmic":[43],"one":[44,46],"but":[45,256],"related":[47],"to":[48,54,126,132,139],"implementation.":[49],"Thus":[50],"challenge":[52],"minimize":[55],"area":[56,87,136,185],"utilization":[57],"achieve":[59],"required":[61,77,233],"speed.":[62],"proposed":[64],"architecture":[65,152,190],"employs":[66],"multiple":[70,154],"offchip":[71],"memory":[72,78,100,116],"banks":[73],"achieving":[75],"bandwidth":[79],"dedicated":[83],"FPGA":[84,196,241],"resources":[85],"minimization.":[88],"requirement":[90,131],"stacking":[92],"large":[94],"number":[95],"returns":[98],"then":[102],"reading":[103,117],"them":[104],"all":[105],"filtering":[107],"within":[108],"return":[111],"time":[112,171],"demands":[113],"parallel":[115,151],"data":[119,208],"processing":[120],"approach.":[121],"But":[122],"this":[123],"demand":[124],"has":[125],"be":[127,250],"balanced":[128],"with":[129],"consume":[133],"as":[134,137,163,262],"little":[135],"possible":[138],"leave":[140],"room":[141,259],"following":[144],"Considering":[146],"these":[147],"constraints,":[148],"semi":[150],"employing":[153],"filters,":[155],"each":[156],"built":[157],"around":[158],"DSP48":[160],"slice":[161],"configured":[162],"Multiply":[165],"Accumulate":[166],"(MACC)":[167],"unit":[168],"shared":[172],"manner":[173],"used.":[175],"An":[176],"analysis":[177],"various":[179],"factors":[180],"that":[181],"affect":[182],"speed":[183,234],"made.":[188],"implemented":[192,251],"on":[193,252],"Virtex-4SX35":[195],"using":[197,205,235],"Xilinx":[198],"XtremeDSP":[199],"Kit.":[200],"tested":[204],"unprocessed":[206],"baseband":[207],"from":[209],"TA-10K":[211],"air":[212],"traffic":[213],"control":[214],"radar.":[215,228],"Results":[216],"show":[217],"marked":[219],"improvement":[220],"clutter":[223],"suppression":[224],"capability":[225],"achieves":[231],"only":[236,245],"7%":[237],"available":[240],"slices.":[242],"Thus,":[243],"can":[246],"other":[248],"algorithms":[249],"same":[254],"there":[257],"enhancements":[261],"well.":[263]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}