{"id":"https://openalex.org/W2552848211","doi":"https://doi.org/10.1109/roedunet.2016.7753225","title":"Enhance GCC loop optimizations in multicore context","display_name":"Enhance GCC loop optimizations in multicore context","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2552848211","doi":"https://doi.org/10.1109/roedunet.2016.7753225","mag":"2552848211"},"language":"en","primary_location":{"id":"doi:10.1109/roedunet.2016.7753225","is_oa":false,"landing_page_url":"https://doi.org/10.1109/roedunet.2016.7753225","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 15th RoEduNet Conference: Networking in Education and Research","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012046582","display_name":"Lavinia Ghica","orcid":null},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Lavinia Ghica","raw_affiliation_strings":["\u201cPolitehnica\u201d University of Bucharest, Bucharest, Romania","\"Politehnica\" University of Bucharest, Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"\u201cPolitehnica\u201d University of Bucharest, Bucharest, Romania","institution_ids":["https://openalex.org/I61641377"]},{"raw_affiliation_string":"\"Politehnica\" University of Bucharest, Bucharest, Romania","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022614945","display_name":"Marius Geanta","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Marius Geanta","raw_affiliation_strings":["Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"Bucharest, Romania","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013822778","display_name":"Nicolae \u0162\u00e3pu\u015f","orcid":"https://orcid.org/0000-0002-7878-6598"},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Nicolae Tapus","raw_affiliation_strings":["Computer Science Departament, \u201cPolitehnica\u201d University of Bucharest, Bucharest, Romania","Computer Science Departament, \"Politehnica\" University of Bucharest, Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"Computer Science Departament, \u201cPolitehnica\u201d University of Bucharest, Bucharest, Romania","institution_ids":["https://openalex.org/I61641377"]},{"raw_affiliation_string":"Computer Science Departament, \"Politehnica\" University of Bucharest, Bucharest, Romania","institution_ids":["https://openalex.org/I61641377"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5012046582"],"corresponding_institution_ids":["https://openalex.org/I61641377"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13014858,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8605859279632568},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7267189025878906},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.724932849407196},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6602320671081543},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6222869753837585},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.5742082595825195},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.46418800950050354},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.4570276141166687},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4532999098300934},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3749532103538513},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33246132731437683}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8605859279632568},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7267189025878906},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.724932849407196},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6602320671081543},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6222869753837585},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.5742082595825195},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.46418800950050354},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.4570276141166687},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4532999098300934},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3749532103538513},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33246132731437683},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/roedunet.2016.7753225","is_oa":false,"landing_page_url":"https://doi.org/10.1109/roedunet.2016.7753225","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 15th RoEduNet Conference: Networking in Education and Research","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1491178396","https://openalex.org/W1492601037","https://openalex.org/W1964857732","https://openalex.org/W2034062945","https://openalex.org/W2049890071","https://openalex.org/W2154001575","https://openalex.org/W2556804450","https://openalex.org/W6730417501"],"related_works":["https://openalex.org/W2002505081","https://openalex.org/W2083681681","https://openalex.org/W2577630842","https://openalex.org/W1172579163","https://openalex.org/W1488300410","https://openalex.org/W2138790427","https://openalex.org/W3146558274","https://openalex.org/W4246454774","https://openalex.org/W2162051035","https://openalex.org/W1597127505"],"abstract_inverted_index":{"Multicore":[0],"and":[1,18,82],"multiprocessor":[2],"based":[3],"solutions":[4,20],"are":[5],"nowadays":[6],"on":[7,57],"an":[8],"ascending":[9],"path;":[10],"the":[11,16,24,28,39,44,58,68,77],"software":[12],"tool-chain":[13],"should":[14],"keep":[15],"pace":[17],"design":[19],"that":[21,50],"lead":[22],"to":[23,66],"best":[25],"use":[26],"of":[27],"hardware.":[29],"Cache":[30],"memory":[31],"is":[32],"one":[33],"hardware":[34],"component,":[35],"which":[36],"evolved":[37],"in":[38,76],"multicore":[40],"context.":[41],"Even":[42],"so,":[43],"current":[45],"cache":[46,69],"designs":[47],"have":[48],"limitations":[49],"can":[51],"be":[52],"transformed":[53],"into":[54],"optimization":[55],"opportunities":[56],"compiler":[59],"side.":[60],"This":[61],"paper":[62],"proposes":[63],"a":[64],"solution":[65],"improve":[67],"usage":[70],"by":[71],"performing":[72],"complex":[73],"loop":[74],"optimizations":[75],"compiler,":[78],"enhancing":[79],"data":[80],"locality":[81],"parallelism.":[83]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}