{"id":"https://openalex.org/W4410810284","doi":"https://doi.org/10.1109/rivf64335.2024.11009039","title":"RTL Design of an Accelerator for Softmax Layer in Deep Neural Networks","display_name":"RTL Design of an Accelerator for Softmax Layer in Deep Neural Networks","publication_year":2024,"publication_date":"2024-12-21","ids":{"openalex":"https://openalex.org/W4410810284","doi":"https://doi.org/10.1109/rivf64335.2024.11009039"},"language":"en","primary_location":{"id":"doi:10.1109/rivf64335.2024.11009039","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rivf64335.2024.11009039","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 RIVF International Conference on Computing and Communication Technologies (RIVF)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112144971","display_name":"Quyen Hoang","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Quyen V. Hoang","raw_affiliation_strings":["VNU University of Engineering and Technology,Key Laboratory for Smart Integrated System (SISLAB),HaNoi,VietNam"],"affiliations":[{"raw_affiliation_string":"VNU University of Engineering and Technology,Key Laboratory for Smart Integrated System (SISLAB),HaNoi,VietNam","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043490389","display_name":"Hung K. Nguyen","orcid":"https://orcid.org/0000-0003-3417-3447"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hung K. Nguyen","raw_affiliation_strings":["VNU University of Engineering and Technology,Key Laboratory for Smart Integrated System (SISLAB),HaNoi,VietNam"],"affiliations":[{"raw_affiliation_string":"VNU University of Engineering and Technology,Key Laboratory for Smart Integrated System (SISLAB),HaNoi,VietNam","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5112144971"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.28667512,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"6","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.8054999709129333,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.8054999709129333,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.761900007724762,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/softmax-function","display_name":"Softmax function","score":0.8240270018577576},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.668403148651123},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.5887494087219238},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5703034996986389},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4254007935523987},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.31660985946655273},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.09475767612457275},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.09180596470832825}],"concepts":[{"id":"https://openalex.org/C188441871","wikidata":"https://www.wikidata.org/wiki/Q7554146","display_name":"Softmax function","level":3,"score":0.8240270018577576},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.668403148651123},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.5887494087219238},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5703034996986389},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4254007935523987},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.31660985946655273},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.09475767612457275},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.09180596470832825}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rivf64335.2024.11009039","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rivf64335.2024.11009039","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 RIVF International Conference on Computing and Communication Technologies (RIVF)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2127040785","https://openalex.org/W2194775991","https://openalex.org/W2903640996","https://openalex.org/W2910396952","https://openalex.org/W3023331847","https://openalex.org/W3036061420","https://openalex.org/W3046387293","https://openalex.org/W4385245566"],"related_works":["https://openalex.org/W3107204728","https://openalex.org/W4287591324","https://openalex.org/W3108503355","https://openalex.org/W3090555870","https://openalex.org/W4226420367","https://openalex.org/W2962876041","https://openalex.org/W3022820045","https://openalex.org/W2801655600","https://openalex.org/W3005627584","https://openalex.org/W3170224572"],"abstract_inverted_index":{"Softmax":[0,37,50],"serves":[1],"as":[2],"the":[3,12,36,49,57,86,90,93,108,111,123,136,145],"final":[4],"classification":[5],"layer":[6],"in":[7,17],"deep":[8,18],"neural":[9,19],"networks.":[10],"As":[11],"speed":[13],"of":[14,101,132],"other":[15],"layers":[16],"networks":[20],"continues":[21],"to":[22,82,84,98,115,135],"improve,":[23],"there":[24],"is":[25,54],"a":[26,73,149],"growing":[27],"need":[28],"for":[29,35,48],"f":[30],"lexible":[31],"and":[32,44,79,106],"efficient":[33],"designs":[34],"layer.":[38,51],"In":[39,68],"this":[40,69],"paper,":[41],"we":[42,71],"propose":[43],"design":[45,91,109],"an":[46,129],"accelerator":[47,53,124],"The":[52],"designed":[55],"at":[56],"RTL":[58],"(Register":[59],"Transfer":[60],"Level)":[61],"using":[62],"Verilog":[63],"HDL":[64],"(Hardware":[65],"Description":[66],"Language).":[67],"design,":[70],"use":[72],"32-bit":[74],"single":[75],"precision":[76],"floating":[77],"point":[78],"convert":[80],"it":[81,97,140],"16-bit":[83],"reduce":[85],"hardware":[87],"resources.":[88],"Additionally,":[89],"incorporates":[92],"AXI4-Stream":[94],"interface,":[95],"enabling":[96],"handle":[99],"inputs":[100],"any":[102],"size.":[103],"We":[104],"simulated":[105],"implemented":[107],"on":[110,148],"Xilinx":[112],"FPGA":[113],"platform":[114],"evaluate":[116],"its":[117],"superiority.":[118],"Experimental":[119],"results":[120],"show":[121],"that":[122],"achieves":[125],"high":[126],"accuracy,":[127],"with":[128],"average":[130],"error":[131],"1.92E-04":[133],"compared":[134],"software":[137,146],"version.":[138],"Simultaneously,":[139],"ran":[141],"9.55\u00d7":[142],"faster":[143],"than":[144],"implementations":[147],"personal":[150],"computer.":[151]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}