{"id":"https://openalex.org/W2946444486","doi":"https://doi.org/10.1109/rivf.2019.8713613","title":"A Scalable Network-on-Chip Based Neural Network Implementation on FPGAs","display_name":"A Scalable Network-on-Chip Based Neural Network Implementation on FPGAs","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2946444486","doi":"https://doi.org/10.1109/rivf.2019.8713613","mag":"2946444486"},"language":"en","primary_location":{"id":"doi:10.1109/rivf.2019.8713613","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rivf.2019.8713613","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE-RIVF International Conference on Computing and Communication Technologies (RIVF)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073874218","display_name":"Thanh Thi Thanh Bui","orcid":null},"institutions":[{"id":"https://openalex.org/I3129492623","display_name":"University of Da Nang","ror":"https://ror.org/03ecpp171","country_code":"VN","type":"education","lineage":["https://openalex.org/I3129492623"]}],"countries":["VN"],"is_corresponding":false,"raw_author_name":"Thanh Thi Thanh Bui","raw_affiliation_strings":["Faculty of Information Technology, The University of Danang, Vietnam"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, The University of Danang, Vietnam","institution_ids":["https://openalex.org/I3129492623"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073440359","display_name":"Braden J. Phillips","orcid":"https://orcid.org/0000-0001-8288-4791"},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Braden Phillips","raw_affiliation_strings":["School of Electrical and Electronic Engineering, The University of Adelaide, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, The University of Adelaide, Australia","institution_ids":["https://openalex.org/I5681781"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6055,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.68590451,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8124929070472717},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7920354008674622},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7622953653335571},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6390205025672913},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.556910514831543},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5076524019241333},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4922293722629547},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4443667531013489},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.41801488399505615},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12605726718902588},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10895681381225586}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8124929070472717},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7920354008674622},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7622953653335571},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6390205025672913},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.556910514831543},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5076524019241333},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4922293722629547},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4443667531013489},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.41801488399505615},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12605726718902588},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10895681381225586},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rivf.2019.8713613","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rivf.2019.8713613","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE-RIVF International Conference on Computing and Communication Technologies (RIVF)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1524405408","https://openalex.org/W1575559507","https://openalex.org/W2024598706","https://openalex.org/W2028070629","https://openalex.org/W2028166238","https://openalex.org/W2032548797","https://openalex.org/W2074278632","https://openalex.org/W2082623258","https://openalex.org/W2104668561","https://openalex.org/W2133299437","https://openalex.org/W2139377814","https://openalex.org/W2150127484","https://openalex.org/W2152209459","https://openalex.org/W4232599510"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2360310172","https://openalex.org/W4863605","https://openalex.org/W4285287318","https://openalex.org/W2784141701","https://openalex.org/W2138821532","https://openalex.org/W1978899622","https://openalex.org/W1490024093"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,9,15,45,97,105,128],"feed-forward":[4],"neural":[5,26,47,76,107],"network":[6,10,48,77,108],"implementation":[7],"using":[8,49,104],"on":[11,14,127],"chip":[12],"(NoC)":[13],"field-programmable":[16],"gate":[17],"array":[18],"(FPGA).":[19],"The":[20,63,118],"design":[21,64,119],"is":[22,36,55,135],"intended":[23],"for":[24,86,96,146],"large":[25,46,106],"networks":[27],"with":[28,109,115],"hundreds":[29],"of":[30,38,124],"neurons":[31],"in":[32,75],"each":[33],"layer.":[34],"It":[35],"one":[37],"the":[39,72,121],"first":[40],"publications":[41],"that":[42,103],"fully":[43],"realizes":[44],"NoC-based":[50],"communication.":[51],"A":[52],"dedicated":[53],"NoC":[54,110],"implemented":[56,83],"to":[57,70],"handle":[58],"many":[59],"interconnections":[60],"among":[61],"neurons.":[62],"uses":[65],"multiple":[66],"processing":[67],"elements":[68],"(PE)":[69],"exploit":[71],"parallelism":[73],"available":[74],"layers.":[78],"Different":[79],"PE":[80],"configurations":[81],"are":[82],"and":[84,90,93],"evaluated":[85],"area,":[87],"power":[88],"consumption":[89],"performance.":[91,117],"Implementation":[92],"experimental":[94],"results":[95],"handwritten":[98],"digit":[99],"recognition":[100],"system":[101,113],"show":[102],"interconnect":[111],"allows":[112],"scalability":[114],"scalable":[116],"achieves":[120],"maximum":[122],"performance":[123],"1339":[125],"FPOPs/cycle":[126],"Xilinx":[129],"Virtex-7":[130],"XC7VX485T":[131],"FPGA.":[132],"Its":[133],"latency":[134],"18-times":[136],"faster":[137],"than":[138],"an":[139],"Intel":[140],"i7-3.4":[141],"GHz":[142],"CPU":[143],"running":[144],"Matlab":[145],"this":[147],"application.":[148]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}