{"id":"https://openalex.org/W4417053397","doi":"https://doi.org/10.1109/rfid-ta63091.2025.11265884","title":"RFID Integrated Circuits as Distributed Programmable Nodes in RF Networks","display_name":"RFID Integrated Circuits as Distributed Programmable Nodes in RF Networks","publication_year":2025,"publication_date":"2025-10-28","ids":{"openalex":"https://openalex.org/W4417053397","doi":"https://doi.org/10.1109/rfid-ta63091.2025.11265884"},"language":null,"primary_location":{"id":"doi:10.1109/rfid-ta63091.2025.11265884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rfid-ta63091.2025.11265884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Conference on RFID Technology and Applications (RFID-TA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006140807","display_name":"Francesco Lestini","orcid":"https://orcid.org/0000-0002-4375-4238"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Francesco Lestini","raw_affiliation_strings":["DICII University of Rome Tor Vergata,Rome,Italy"],"affiliations":[{"raw_affiliation_string":"DICII University of Rome Tor Vergata,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016957657","display_name":"Alessandro Di Carlofelice","orcid":"https://orcid.org/0000-0003-1979-0527"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro DiCarlofelice","raw_affiliation_strings":["DIEE University of L'Aquila,L'Aquila,Italy"],"affiliations":[{"raw_affiliation_string":"DIEE University of L'Aquila,L'Aquila,Italy","institution_ids":["https://openalex.org/I26415053"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090906131","display_name":"Piero Tognolatti","orcid":"https://orcid.org/0000-0003-1267-9017"},"institutions":[{"id":"https://openalex.org/I26415053","display_name":"University of L'Aquila","ror":"https://ror.org/01j9p1r26","country_code":"IT","type":"education","lineage":["https://openalex.org/I26415053"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Piero Tognolatti","raw_affiliation_strings":["DIEE University of L'Aquila,L'Aquila,Italy"],"affiliations":[{"raw_affiliation_string":"DIEE University of L'Aquila,L'Aquila,Italy","institution_ids":["https://openalex.org/I26415053"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040574031","display_name":"Gaetano Marrocco","orcid":"https://orcid.org/0000-0003-3151-3071"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Marrocco","raw_affiliation_strings":["DICII University of Rome Tor Vergata,Rome,Italy"],"affiliations":[{"raw_affiliation_string":"DICII University of Rome Tor Vergata,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081766296","display_name":"Cecilia Occhiuzzi","orcid":"https://orcid.org/0000-0002-7761-8293"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cecilia Occhiuzzi","raw_affiliation_strings":["DICII University of Rome Tor Vergata,Rome,Italy"],"affiliations":[{"raw_affiliation_string":"DICII University of Rome Tor Vergata,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5006140807"],"corresponding_institution_ids":["https://openalex.org/I116067653"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.3735666,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11392","display_name":"Energy Harvesting in Wireless Networks","score":0.7773000001907349,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11392","display_name":"Energy Harvesting in Wireless Networks","score":0.7773000001907349,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10986","display_name":"RFID technology advancements","score":0.10580000281333923,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12791","display_name":"Full-Duplex Wireless Communications","score":0.05829999968409538,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/radio-frequency","display_name":"Radio frequency","score":0.4952999949455261},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4941999912261963},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.48570001125335693},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.44350001215934753},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.41819998621940613},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.41019999980926514},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.40369999408721924},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3952000141143799},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.38830000162124634},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.37779998779296875}],"concepts":[{"id":"https://openalex.org/C74064498","wikidata":"https://www.wikidata.org/wiki/Q3396184","display_name":"Radio frequency","level":2,"score":0.4952999949455261},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4941999912261963},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.48570001125335693},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.44350001215934753},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43220001459121704},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4302000105381012},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.41819998621940613},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.41019999980926514},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40689998865127563},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.40369999408721924},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4034000039100647},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3968999981880188},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3952000141143799},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.38830000162124634},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.37779998779296875},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3765999972820282},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3621000051498413},{"id":"https://openalex.org/C43461449","wikidata":"https://www.wikidata.org/wiki/Q2495531","display_name":"EMI","level":3,"score":0.34529998898506165},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.34389999508857727},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.3328999876976013},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.3271999955177307},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.32600000500679016},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.3237999975681305},{"id":"https://openalex.org/C54197355","wikidata":"https://www.wikidata.org/wiki/Q5782992","display_name":"Beamforming","level":2,"score":0.3181000053882599},{"id":"https://openalex.org/C140311924","wikidata":"https://www.wikidata.org/wiki/Q200928","display_name":"Electric power transmission","level":2,"score":0.3174999952316284},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3068999946117401},{"id":"https://openalex.org/C37374048","wikidata":"https://www.wikidata.org/wiki/Q188674","display_name":"Programmable logic controller","level":2,"score":0.30410000681877136},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.30000001192092896},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.2892000079154968},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.2890999913215637},{"id":"https://openalex.org/C184892835","wikidata":"https://www.wikidata.org/wiki/Q1474513","display_name":"Electromagnetic interference","level":2,"score":0.2856000065803528},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2797999978065491},{"id":"https://openalex.org/C81060104","wikidata":"https://www.wikidata.org/wiki/Q11653","display_name":"Electronic component","level":2,"score":0.27880001068115234},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.27649998664855957},{"id":"https://openalex.org/C32022120","wikidata":"https://www.wikidata.org/wiki/Q797225","display_name":"Interference (communication)","level":3,"score":0.27219998836517334},{"id":"https://openalex.org/C50100734","wikidata":"https://www.wikidata.org/wiki/Q7303176","display_name":"Rectifier (neural networks)","level":5,"score":0.26840001344680786},{"id":"https://openalex.org/C9819579","wikidata":"https://www.wikidata.org/wiki/Q1544018","display_name":"Tuner","level":3,"score":0.2632000148296356},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.2621000111103058},{"id":"https://openalex.org/C96122199","wikidata":"https://www.wikidata.org/wiki/Q628096","display_name":"Ultra high frequency","level":2,"score":0.26170000433921814},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.26089999079704285}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rfid-ta63091.2025.11265884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rfid-ta63091.2025.11265884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Conference on RFID Technology and Applications (RFID-TA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2035885296","https://openalex.org/W2089610240","https://openalex.org/W2898645537","https://openalex.org/W3005800950","https://openalex.org/W3017035059","https://openalex.org/W4226024965","https://openalex.org/W4312498252","https://openalex.org/W4313034675","https://openalex.org/W4322506523","https://openalex.org/W4327951449","https://openalex.org/W4393285760","https://openalex.org/W4394896946","https://openalex.org/W4408540593"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,93,102,139,144,165],"novel":[4],"wired":[5],"architecture":[6,162],"for":[7,82,119,168,171],"passive":[8,140],"and":[9,43,53,75,88,112,158,182,193],"addressable":[10],"RF":[11,24,58,79,129],"reconfiguration":[12],"based":[13],"on":[14,30],"directly":[15],"integrating":[16],"UHF":[17],"RFID":[18,61,141],"Integrated":[19],"Circuits":[20],"(ICs)":[21],"into":[22],"guided":[23],"networks.":[25],"Unlike":[26],"conventional":[27],"systems":[28],"relying":[29],"beamforming":[31],"ICs,":[32,108],"microcontrollers,":[33],"or":[34],"Field":[35],"Programmable":[36],"Gate":[37],"Arrays":[38],"(FPGAs),":[39],"requiring":[40],"continuous":[41],"power":[42,130],"digital":[44],"control,":[45],"the":[46,66,70,77,117,127,134],"proposed":[47,161],"solution":[48,167],"enables":[49],"fully":[50],"passive,":[51],"battery-less,":[52],"asynchronously":[54],"programmable":[55,94,184],"control":[56,121],"of":[57,69,138],"nodes.":[59],"Each":[60],"IC":[62],"is":[63,99,148,155],"embedded":[64,183],"in":[65],"transmission":[67],"line":[68],"device":[71],"to":[72,85,132,150],"be":[73,164],"reconfigured":[74],"exploits":[76],"same":[78],"signal":[80],"used":[81],"service":[83],"operation":[84],"harvest":[86],"energy":[87,189],"drive":[89],"external":[90],"components":[91],"via":[92],"DC":[95,135,152],"output.":[96],"The":[97,123,160],"system":[98],"demonstrated":[100],"through":[101],"custom":[103],"PCB":[104],"embedding":[105],"four":[106],"EM4152":[107],"achieving":[109],"selective":[110],"activation":[111,124],"stable":[113],"voltage":[114],"generation":[115],"without":[116],"need":[118],"auxiliary":[120],"electronics.":[122],"sensitivity,":[125],"i.e.,":[126],"minimum":[128],"necessary":[131],"activate":[133],"output":[136,153],"functionality":[137],"chip":[142],"when":[143],"specific":[145],"electrical":[146],"load":[147],"connected":[149],"its":[151],"terminals,":[154],"also":[156],"introduced":[157],"characterized.":[159],"could":[163],"promising":[166],"reconfigurable":[169],"antennas":[170],"satellite":[172],"terminals":[173],"(DTH/DTV),":[174],"low-power":[175],"6G":[176],"base":[177],"stations,":[178],"modular":[179],"beam-switching":[180],"arrays,":[181],"metasurfaces":[185],"(RIS),":[186],"especially":[187],"where":[188],"autonomy,":[190],"minimal":[191],"footprint,":[192],"reduced":[194],"cost":[195],"are":[196],"critical.":[197]},"counts_by_year":[],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-12-05T00:00:00"}