{"id":"https://openalex.org/W3010886733","doi":"https://doi.org/10.1109/recosoc48741.2019.9034925","title":"A Fast Prototyping Workflow for Reconfigurable SDR Applications","display_name":"A Fast Prototyping Workflow for Reconfigurable SDR Applications","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W3010886733","doi":"https://doi.org/10.1109/recosoc48741.2019.9034925","mag":"3010886733"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc48741.2019.9034925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc48741.2019.9034925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 14th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://oa.upm.es/66945/","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001096000","display_name":"Alejandro Garcia Gener","orcid":null},"institutions":[{"id":"https://openalex.org/I4210159603","display_name":"United Technologies Research Center","ror":"https://ror.org/04vxc1c96","country_code":"IE","type":"company","lineage":["https://openalex.org/I4210159603"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Alejandro. G. Gener","raw_affiliation_strings":["Networks and Embedded Systems, UTRC-Ireland, Cork, Ireland"],"affiliations":[{"raw_affiliation_string":"Networks and Embedded Systems, UTRC-Ireland, Cork, Ireland","institution_ids":["https://openalex.org/I4210159603"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061515014","display_name":"Juan J. G\u00f3mez-Valverde","orcid":"https://orcid.org/0000-0002-5073-5908"},"institutions":[{"id":"https://openalex.org/I4210159603","display_name":"United Technologies Research Center","ror":"https://ror.org/04vxc1c96","country_code":"IE","type":"company","lineage":["https://openalex.org/I4210159603"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Juan Valverde","raw_affiliation_strings":["Networks and Embedded Systems, UTRC-Ireland, Cork, Ireland"],"affiliations":[{"raw_affiliation_string":"Networks and Embedded Systems, UTRC-Ireland, Cork, Ireland","institution_ids":["https://openalex.org/I4210159603"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109452720","display_name":"J. Andres Otero","orcid":null},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Andres Otero","raw_affiliation_strings":["Centro de Electronica Industrial, Universidad Politecnica de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Centro de Electronica Industrial, Universidad Politecnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102830155","display_name":"Philip J. Harris","orcid":"https://orcid.org/0000-0002-2755-3196"},"institutions":[{"id":"https://openalex.org/I4210159603","display_name":"United Technologies Research Center","ror":"https://ror.org/04vxc1c96","country_code":"IE","type":"company","lineage":["https://openalex.org/I4210159603"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Philip J. Harris","raw_affiliation_strings":["Networks and Embedded Systems, UTRC-Ireland, Cork, Ireland"],"affiliations":[{"raw_affiliation_string":"Networks and Embedded Systems, UTRC-Ireland, Cork, Ireland","institution_ids":["https://openalex.org/I4210159603"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5001096000"],"corresponding_institution_ids":["https://openalex.org/I4210159603"],"apc_list":null,"apc_paid":null,"fwci":0.2408,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.54409079,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"3","issue":null,"first_page":"66","last_page":"73"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8066568374633789},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7909789085388184},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6529300212860107},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.6421500444412231},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5812215805053711},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5529522895812988},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5308262705802917},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.5117299556732178},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4846206605434418},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.48340311646461487},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.43862926959991455},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3854634463787079},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18008509278297424},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10717281699180603}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8066568374633789},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7909789085388184},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6529300212860107},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.6421500444412231},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5812215805053711},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5529522895812988},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5308262705802917},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.5117299556732178},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4846206605434418},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.48340311646461487},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.43862926959991455},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3854634463787079},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18008509278297424},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10717281699180603},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/recosoc48741.2019.9034925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc48741.2019.9034925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 14th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:oa.upm.es:66945","is_oa":true,"landing_page_url":"http://oa.upm.es/66945/","pdf_url":null,"source":{"id":"https://openalex.org/S4377196323","display_name":"UPM Digital Archive (Technical University of Madrid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I88060688","host_organization_name":"Universidad Polit\u00e9cnica de Madrid","host_organization_lineage":["https://openalex.org/I88060688"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2019 14th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC) | 2019 14th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC) | 1-6 Jul 2019 | York, UK","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:oa.upm.es:66945","is_oa":true,"landing_page_url":"http://oa.upm.es/66945/","pdf_url":null,"source":{"id":"https://openalex.org/S4377196323","display_name":"UPM Digital Archive (Technical University of Madrid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I88060688","host_organization_name":"Universidad Polit\u00e9cnica de Madrid","host_organization_lineage":["https://openalex.org/I88060688"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2019 14th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC) | 2019 14th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC) | 1-6 Jul 2019 | York, UK","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1495010392","https://openalex.org/W1974414477","https://openalex.org/W1996397394","https://openalex.org/W2025070826","https://openalex.org/W2072892827","https://openalex.org/W2112469617","https://openalex.org/W2116019287","https://openalex.org/W2125612798","https://openalex.org/W2137708693","https://openalex.org/W2144348044","https://openalex.org/W2563925857","https://openalex.org/W2588527109","https://openalex.org/W2606889249","https://openalex.org/W2761260532","https://openalex.org/W2903922166","https://openalex.org/W2963721358"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2103526090","https://openalex.org/W1574948540"],"abstract_inverted_index":{"Nowadays,":[0],"the":[1,11,30,122],"level":[2],"of":[3,21,74],"complexity":[4,19],"attained":[5],"by":[6,64],"embedded":[7,129],"systems":[8],"is":[9,107,138],"convoluting":[10],"barrier":[12],"between":[13],"simulation":[14],"and":[15,68],"implementation.":[16,35],"Dealing":[17],"with":[18],"requires":[20],"new":[22,54],"abstraction":[23],"layers":[24],"amongst":[25,111],"design":[26,37,62,88],"phases":[27],"to":[28,34,43,109,134,140],"guide":[29],"process":[31],"from":[32,132],"requirements":[33],"Model-based":[36],"methodologies":[38],"offers":[39],"an":[40,66],"effective":[41],"alternative":[42],"address":[44],"these":[45],"designs,":[46],"but":[47],"existing":[48],"commercial":[49],"tools":[50],"are":[51],"limited":[52],"as":[53],"implementation":[55],"technologies":[56],"appear.":[57],"This":[58,118],"paper":[59],"addresses":[60],"this":[61],"problem":[63],"proposing":[65],"architecture":[67,99],"a":[69,86],"methodology":[70,84],"for":[71,124],"fast":[72],"prototyping":[73],"runtime":[75],"adaptive":[76],"Software":[77],"Defined":[78],"Radio":[79],"applications":[80],"on":[81],"FPGAs.":[82],"The":[83,97],"follows":[85],"model-based":[87],"approach":[89,119],"including":[90],"hardware-in-the-loop":[91],"testing":[92],"using":[93],"automatic":[94],"code":[95],"generation.":[96],"processing":[98,113],"has":[100],"been":[101],"designed":[102],"so":[103],"Dynamic":[104],"Partial":[105],"Reconfiguration":[106],"possible":[108],"switch":[110],"different":[112],"elements":[114],"seamlessly":[115],"at":[116],"runtime.":[117],"speeds":[120],"up":[121],"response":[123],"test":[125],"iterations":[126],"in":[127],"SDR":[128],"designs":[130],"going":[131],"hours":[133],"ten":[135],"minutes,":[136],"which":[137],"crucial":[139],"save":[141],"costs.":[142]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}