{"id":"https://openalex.org/W2889341445","doi":"https://doi.org/10.1109/recosoc.2018.8449373","title":"An FPGA target for the StarPU heterogeneous runtime system","display_name":"An FPGA target for the StarPU heterogeneous runtime system","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2889341445","doi":"https://doi.org/10.1109/recosoc.2018.8449373","mag":"2889341445"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2018.8449373","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2018.8449373","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.univ-grenoble-alpes.fr/hal-01858951","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089412397","display_name":"Georgios Christodoulis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101348","display_name":"Centre Inria de l'Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/00n8d6z93","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210101348"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Georgios Christodoulis","raw_affiliation_strings":["Inria, Univ. Grenoble Alpes, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Inria, Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I4210101348","https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055383891","display_name":"Fran\u00e7ois Broquedis","orcid":"https://orcid.org/0000-0003-1291-7417"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Francois Broquedis","raw_affiliation_strings":["CNRS, Univ. Grenoble Alpes, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I899635006","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103105107","display_name":"Olivier Muller","orcid":"https://orcid.org/0000-0002-4182-0502"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Olivier Muller","raw_affiliation_strings":["CNRS, Univ. Grenoble Alpes, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I899635006","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107351338","display_name":"Manuel Selva","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101348","display_name":"Centre Inria de l'Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/00n8d6z93","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210101348"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Manuel Selva","raw_affiliation_strings":["Inria, Univ. Grenoble Alpes, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Inria, Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I4210101348","https://openalex.org/I899635006"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107827840","display_name":"Fr\u00e9d\u00e9ric Desprez","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101348","display_name":"Centre Inria de l'Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/00n8d6z93","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210101348"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Frederic Desprez","raw_affiliation_strings":["Inria, Univ. Grenoble Alpes, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Inria, Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I4210101348","https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8581775426864624},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7655717730522156},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5959243178367615},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5615041255950928},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.5133870840072632},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.507729172706604},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.5058231353759766},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4571009874343872},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44879570603370667},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.42579221725463867},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.42514973878860474},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32062602043151855},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.23163136839866638},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20924946665763855}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8581775426864624},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7655717730522156},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5959243178367615},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5615041255950928},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.5133870840072632},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.507729172706604},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.5058231353759766},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4571009874343872},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44879570603370667},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.42579221725463867},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.42514973878860474},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32062602043151855},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.23163136839866638},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20924946665763855},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/recosoc.2018.8449373","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2018.8449373","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01858951v1","is_oa":true,"landing_page_url":"https://hal.univ-grenoble-alpes.fr/hal-01858951","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (RECOSOC 2018), Jul 2018, Lille, France. pp.1-8","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-01858951v1","is_oa":true,"landing_page_url":"https://hal.univ-grenoble-alpes.fr/hal-01858951","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (RECOSOC 2018), Jul 2018, Lille, France. pp.1-8","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2004455575","https://openalex.org/W2048617820","https://openalex.org/W2121893797","https://openalex.org/W2125703639","https://openalex.org/W2160955218","https://openalex.org/W2521149585","https://openalex.org/W2741997154"],"related_works":["https://openalex.org/W2379153735","https://openalex.org/W2384867379","https://openalex.org/W2046172023","https://openalex.org/W2972896947","https://openalex.org/W2170146914","https://openalex.org/W2329539859","https://openalex.org/W3191490922","https://openalex.org/W2355105570","https://openalex.org/W2083974823","https://openalex.org/W2002195829"],"abstract_inverted_index":{"Heterogeneity":[0],"in":[1],"HPC":[2,48,74],"nodes":[3],"appears":[4],"as":[5,125,127],"a":[6,14,93,96,113,157,185],"promising":[7],"solution":[8],"to":[9,34,44,130,150,161],"improve":[10],"the":[11,36,70,82,86,118,122,131,140,167,175,192,205,208],"execution":[12],"of":[13,17,57,73,85,100,121,166,177,188,194,207],"wide":[15],"range":[16],"scientific":[18,101],"applications,":[19],"regarding":[20,204],"both":[21],"performance":[22,206],"and":[23,28,60],"energy":[24],"consumption.":[25],"Unlike":[26],"CPUs":[27],"GPUs,":[29],"FPGAs":[30],"can":[31],"be":[32,69],"configured":[33],"fit":[35],"application":[37,75],"needs,":[38],"making":[39],"them":[40,52],"an":[41,54],"appealing":[42],"target":[43],"extend":[45,139],"traditional":[46],"heterogeneous":[47,148],"architectures.":[49],"However,":[50],"exploiting":[51],"requires":[53],"in-depth":[55],"knowledge":[56,120],"low-level":[58],"hardware":[59,164],"high":[61],"expertise":[62],"on":[63,111],"vendor-provided":[64],"tools,":[65],"which":[66,115,211],"should":[67],"not":[68],"primary":[71],"concern":[72],"programmers.":[76],"In":[77],"this":[78],"paper,":[79],"we":[80,138,180],"present":[81,181],"first":[83],"results":[84,203],"HEAVEN":[87],"project":[88],"that":[89,145],"aims":[90],"at":[91],"designing":[92],"framework":[94],"enabling":[95],"more":[97],"straightforward":[98],"development":[99,195],"applications":[102],"over":[103],"FPGA":[104,209],"enhanced":[105],"platforms.":[106],"Our":[107],"work":[108],"is":[109],"concentrated":[110],"providing":[112],"framework,":[114],"will":[116],"require":[117],"minimum":[119],"underlying":[123],"architecture,":[124],"well":[126],"fewer":[128],"changes":[129],"existing":[132],"code.":[133],"To":[134],"fulfill":[135],"these":[136],"requirements,":[137],"StarPU":[141],"task":[142],"programming":[143],"library":[144],"initially":[146],"targets":[147],"architectures":[149],"support":[151],"FPGA.":[152],"We":[153,199],"use":[154],"Vivado":[155],"HLS,":[156],"high-level":[158,170],"synthesis":[159],"tool":[160],"deliver":[162],"efficient":[163],"implementations":[165],"tasks":[168],"from":[169],"languages":[171],"like":[172],"C/C++.":[173],"For":[174],"evaluation":[176],"our":[178,196,213],"proposal,":[179],"code":[182],"snippets":[183],"for":[184],"blocking":[186],"version":[187],"matrix":[189],"multiplication,":[190],"illustrating":[191],"ease":[193],"approach":[197],"delivers.":[198],"also":[200],"show":[201],"preliminary":[202],"version,":[210],"validate":[212],"proof-of-concept":[214],"implementation.":[215]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}