{"id":"https://openalex.org/W2746895391","doi":"https://doi.org/10.1109/recosoc.2017.8016154","title":"Energy aware and reliable STT-RAM based cache design for 3D embedded chip-multiprocessors","display_name":"Energy aware and reliable STT-RAM based cache design for 3D embedded chip-multiprocessors","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2746895391","doi":"https://doi.org/10.1109/recosoc.2017.8016154","mag":"2746895391"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2017.8016154","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2017.8016154","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026811189","display_name":"Fatemeh Arezoomand","orcid":null},"institutions":[{"id":"https://openalex.org/I67009956","display_name":"Iran University of Science and Technology","ror":"https://ror.org/01jw2p796","country_code":"IR","type":"education","lineage":["https://openalex.org/I67009956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Fatemeh Arezoomand","raw_affiliation_strings":["Computer Engineering Department, Iran University of Science and Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Iran University of Science and Technology, Tehran, Iran","institution_ids":["https://openalex.org/I67009956"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041995126","display_name":"Arghavan Asad","orcid":"https://orcid.org/0000-0001-9254-9479"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Arghavan Asad","raw_affiliation_strings":["Electrical and Computer Engineering Department, Ryerson University, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000252930","display_name":"Mahdi Fazeli","orcid":"https://orcid.org/0000-0002-2874-6256"},"institutions":[{"id":"https://openalex.org/I67009956","display_name":"Iran University of Science and Technology","ror":"https://ror.org/01jw2p796","country_code":"IR","type":"education","lineage":["https://openalex.org/I67009956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mahdi Fazeli","raw_affiliation_strings":["Computer Engineering Department, Iran University of Science and Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Iran University of Science and Technology, Tehran, Iran","institution_ids":["https://openalex.org/I67009956"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056796328","display_name":"Mahmood Fathy","orcid":"https://orcid.org/0000-0003-0852-5488"},"institutions":[{"id":"https://openalex.org/I67009956","display_name":"Iran University of Science and Technology","ror":"https://ror.org/01jw2p796","country_code":"IR","type":"education","lineage":["https://openalex.org/I67009956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mahmood Fathy","raw_affiliation_strings":["Computer Engineering Department, Iran University of Science and Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Iran University of Science and Technology, Tehran, Iran","institution_ids":["https://openalex.org/I67009956"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103283614","display_name":"Farah Mohammadi","orcid":"https://orcid.org/0009-0008-9947-3209"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Farah Mohammadi","raw_affiliation_strings":["Electrical and Computer Engineering Department, Ryerson University, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.951,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.74169824,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"11","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7832962274551392},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7772126197814941},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7718304395675659},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6331290006637573},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5335904359817505},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.526536762714386},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.5154136419296265},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.45997121930122375},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4277293384075165},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4271343946456909},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4024735391139984},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3437269330024719},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.33260756731033325},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0991714596748352},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09355327486991882}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7832962274551392},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7772126197814941},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7718304395675659},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6331290006637573},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5335904359817505},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.526536762714386},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.5154136419296265},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.45997121930122375},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4277293384075165},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4271343946456909},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4024735391139984},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3437269330024719},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.33260756731033325},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0991714596748352},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09355327486991882},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/recosoc.2017.8016154","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2017.8016154","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1979356435","https://openalex.org/W1986890602","https://openalex.org/W1987131925","https://openalex.org/W2001609213","https://openalex.org/W2003313945","https://openalex.org/W2010202670","https://openalex.org/W2011443263","https://openalex.org/W2047379549","https://openalex.org/W2054431636","https://openalex.org/W2085577656","https://openalex.org/W2097197938","https://openalex.org/W2102209351","https://openalex.org/W2103227017","https://openalex.org/W2147657366","https://openalex.org/W2155551886","https://openalex.org/W2157808188","https://openalex.org/W3145845767","https://openalex.org/W4240163901","https://openalex.org/W4240482089","https://openalex.org/W6675468258"],"related_works":["https://openalex.org/W2023834321","https://openalex.org/W1785301911","https://openalex.org/W4295791092","https://openalex.org/W2128563080","https://openalex.org/W2765125965","https://openalex.org/W2186949690","https://openalex.org/W2133682266","https://openalex.org/W2154109900","https://openalex.org/W2497617944","https://openalex.org/W2167303720"],"abstract_inverted_index":{"In":[0,107],"Nano-scale":[1],"technologies,":[2],"static":[3,51],"power":[4,52,193],"consumption":[5,53],"due":[6,46],"to":[7,47,80,87,136,156,202],"leakage":[8],"current":[9],"has":[10,97],"become":[11],"a":[12,41,98,112,138,203],"serious":[13],"issue":[14],"in":[15],"the":[16,82,94,102,158,171,186],"design":[17],"of":[18,104,125,132,165],"SRAM":[19,44,178],"based":[20,182,206],"on-chip":[21],"cache":[22,114,183,189],"memories.":[23],"To":[24,147],"address":[25],"this":[26,108,148],"issue,":[27],"non-volatile":[28],"memory":[29,56,127,166],"technologies":[30],"such":[31,64],"as":[32,40,65,71,73],"STT-RAM":[33,105,126,181,205],"(Spin":[34],"Transfer":[35],"Torque-RAM)":[36],"have":[37],"been":[38],"proposed":[39,187],"replacement":[42],"for":[43,116,161],"cells":[45],"their":[48,89],"near":[49],"zero":[50],"and":[54,68,134,145,179],"high":[55,74],"density.":[57],"Nonetheless,":[58],"STT-RAMs":[59],"suffer":[60],"from":[61],"some":[62],"failures":[63],"read":[66],"disturb":[67],"limited":[69],"endurance":[70],"well":[72],"switching":[75,84],"energy.":[76],"One":[77],"effective":[78],"way":[79],"decrease":[81],"STT-RAMs'":[83],"energy":[85,143],"is":[86],"reduce":[88],"retention":[90,95,130],"time,":[91],"however,":[92],"reducing":[93],"time":[96,131],"negative":[99],"impact":[100],"on":[101],"reliability":[103],"cells.":[106],"paper,":[109],"we":[110,150],"propose":[111,152],"hybrid":[113,188],"layer":[115],"an":[117,153],"embedded":[118],"3D-Chip":[119],"Multiprocessor":[120],"which":[121],"employs":[122],"two":[123,163],"types":[124],"banks":[128],"with":[129,176],"1s":[133],"10ms":[135],"provide":[137],"beneficial":[139],"tradeoff":[140],"between":[141],"reliability,":[142],"consumption,":[144],"performance.":[146],"end,":[149],"also":[151],"optimization":[154],"model":[155],"find":[157],"optimal":[159],"configurations":[160],"these":[162],"kinds":[164],"banks.":[167],"Simulation":[168],"results":[169],"using":[170],"Gem5":[172],"simulator":[173],"through":[174],"comparisons":[175],"fully":[177,180,204],"show":[184],"that":[185],"consumes":[190],"significantly":[191],"less":[192],"while":[194],"offering":[195],"higher":[196],"throughput":[197],"(instructions":[198],"per":[199],"cycle)":[200],"compared":[201],"cache.":[207]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}