{"id":"https://openalex.org/W2067370915","doi":"https://doi.org/10.1109/recosoc.2014.6861347","title":"HNCP-II: A 16-core 65nm microprocessor ASIC for image processing algorithms","display_name":"HNCP-II: A 16-core 65nm microprocessor ASIC for image processing algorithms","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W2067370915","doi":"https://doi.org/10.1109/recosoc.2014.6861347","mag":"2067370915"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2014.6861347","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2014.6861347","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091146903","display_name":"Mohamed Amine Boussadi","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I169645620","display_name":"Institut Pascal","ror":"https://ror.org/03vgfxd91","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I169645620","https://openalex.org/I198244214","https://openalex.org/I4210095849"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Mohamed Amine Boussadi","raw_affiliation_strings":["Institut Pascal - UMR 6602 CNRS / UBP / IFMA, 24 Avenue des Landais, 63171 Aubiere, France","Inst. Pascal, UBP, Aubiere, France"],"affiliations":[{"raw_affiliation_string":"Institut Pascal - UMR 6602 CNRS / UBP / IFMA, 24 Avenue des Landais, 63171 Aubiere, France","institution_ids":["https://openalex.org/I169645620","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"Inst. Pascal, UBP, Aubiere, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066367779","display_name":"Thierry Tixier","orcid":null},"institutions":[{"id":"https://openalex.org/I169645620","display_name":"Institut Pascal","ror":"https://ror.org/03vgfxd91","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I169645620","https://openalex.org/I198244214","https://openalex.org/I4210095849"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Thierry Tixier","raw_affiliation_strings":["Institut Pascal - UMR 6602 CNRS / UBP / IFMA, 24 Avenue des Landais, 63171 Aubiere, France","Inst. Pascal, UBP, Aubiere, France"],"affiliations":[{"raw_affiliation_string":"Institut Pascal - UMR 6602 CNRS / UBP / IFMA, 24 Avenue des Landais, 63171 Aubiere, France","institution_ids":["https://openalex.org/I169645620","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"Inst. Pascal, UBP, Aubiere, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026401172","display_name":"Alexis Landrault","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I169645620","display_name":"Institut Pascal","ror":"https://ror.org/03vgfxd91","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I169645620","https://openalex.org/I198244214","https://openalex.org/I4210095849"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alexis Landrault","raw_affiliation_strings":["Institut Pascal - UMR 6602 CNRS / UBP / IFMA, 24 Avenue des Landais, 63171 Aubiere, France","Inst. Pascal, UBP, Aubiere, France"],"affiliations":[{"raw_affiliation_string":"Institut Pascal - UMR 6602 CNRS / UBP / IFMA, 24 Avenue des Landais, 63171 Aubiere, France","institution_ids":["https://openalex.org/I169645620","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"Inst. Pascal, UBP, Aubiere, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109950710","display_name":"Jean-Pierre D\u00e9rutin","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I169645620","display_name":"Institut Pascal","ror":"https://ror.org/03vgfxd91","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I169645620","https://openalex.org/I198244214","https://openalex.org/I4210095849"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Pierre Derutin","raw_affiliation_strings":["Institut Pascal - UMR 6602 CNRS / UBP / IFMA, 24 Avenue des Landais, 63171 Aubiere, France","Inst. Pascal, UBP, Aubiere, France"],"affiliations":[{"raw_affiliation_string":"Institut Pascal - UMR 6602 CNRS / UBP / IFMA, 24 Avenue des Landais, 63171 Aubiere, France","institution_ids":["https://openalex.org/I169645620","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"Inst. Pascal, UBP, Aubiere, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5091146903"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I169645620"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14659793,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1662","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8203133344650269},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7267304062843323},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6163291335105896},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.611924946308136},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5865082740783691},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5429619550704956},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.5145939588546753},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4707663059234619},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4614390730857849},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4190016984939575},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41792672872543335},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4161018133163452},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3585846722126007},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.30111414194107056},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.17462915182113647},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08462682366371155}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8203133344650269},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7267304062843323},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6163291335105896},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.611924946308136},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5865082740783691},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5429619550704956},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.5145939588546753},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4707663059234619},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4614390730857849},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4190016984939575},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41792672872543335},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4161018133163452},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3585846722126007},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30111414194107056},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.17462915182113647},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08462682366371155}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/recosoc.2014.6861347","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2014.6861347","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1497905817","https://openalex.org/W1997582578","https://openalex.org/W2003099669","https://openalex.org/W2011403724","https://openalex.org/W2107440355","https://openalex.org/W2128904268","https://openalex.org/W2139463923","https://openalex.org/W2150007533","https://openalex.org/W4252230152"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4200599950","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W4364295250","https://openalex.org/W3217417506","https://openalex.org/W78498482","https://openalex.org/W2128502296","https://openalex.org/W2114044010"],"abstract_inverted_index":{"In":[0,39],"many":[1,32],"video":[2,81],"and":[3,84,126,130],"image":[4,117],"processing":[5,57,118],"applications,":[6],"complexity":[7],"has":[8],"reached":[9],"a":[10,26,45,61,76,80,85,140],"point":[11,78],"where":[12],"the":[13,68,134],"performance":[14,132],"requirements":[15],"can":[16],"no":[17],"longer":[18],"be":[19],"supported":[20],"by":[21],"standard":[22],"architectures":[23],"based":[24,35],"on":[25,36],"single":[27],"processor.":[28],"This":[29,95],"is":[30],"why":[31],"systems":[33],"are":[34,113,137],"multiprocessor":[37],"architecture.":[38],"this":[40],"paper,":[41],"we":[42],"present":[43],"HNCP-II":[44],"16-core":[46],"flexible":[47],"distributed":[48],"memory":[49],"ASIC":[50,136],"dedicated":[51],"to":[52,99,109],"embedded":[53],"application":[54],"field":[55],"(image":[56],"applications).":[58],"Connected":[59],"through":[60],"torus":[62],"on-chip":[63],"network,":[64],"each":[65],"tile":[66],"of":[67,87,122,133],"overall":[69,103],"system":[70],"includes":[71],"an":[72],"open-source":[73],"RISC":[74],"processor,":[75],"floating":[77],"unit,":[79],"management":[82],"module":[83],"set":[86],"built":[88],"in":[89,120],"hardware":[90,97],"features":[91],"for":[92,115,139],"multicore":[93],"communication.":[94],"specific":[96],"enables":[98],"meet":[100],"most":[101],"relevant":[102],"parallelism":[104],"scheme":[105],"(parallel":[106],"skeletons)":[107],"thanks":[108],"software-configurable":[110],"modules.":[111],"Results":[112],"presented":[114],"two":[116],"algorithms":[119],"term":[121],"execution":[123],"time,":[124],"speedup":[125],"efficiency.":[127],"Area,":[128],"power":[129],"timing":[131],"synthesized":[135],"given":[138],"CMOS":[141],"65nm":[142],"technology":[143],"node.":[144]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}