{"id":"https://openalex.org/W1966080253","doi":"https://doi.org/10.1109/recosoc.2014.6861342","title":"Design-space exploration between FPGA and ASIF","display_name":"Design-space exploration between FPGA and ASIF","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W1966080253","doi":"https://doi.org/10.1109/recosoc.2014.6861342","mag":"1966080253"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2014.6861342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2014.6861342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109920618","display_name":"Muhammad Amin Qureshi","orcid":null},"institutions":[{"id":"https://openalex.org/I103583917","display_name":"Karachi Institute of Economics and Technology","ror":"https://ror.org/02sdmkj94","country_code":"PK","type":"education","lineage":["https://openalex.org/I103583917"]}],"countries":["PK"],"is_corresponding":true,"raw_author_name":"Muhammad Amin Qureshi","raw_affiliation_strings":["Karachi Institute of Economics and Technology, Korangi Creek, 75190, Pakistan","Karachi Institute of Economics and Technology; Karachi Pakistan"],"affiliations":[{"raw_affiliation_string":"Karachi Institute of Economics and Technology, Korangi Creek, 75190, Pakistan","institution_ids":["https://openalex.org/I103583917"]},{"raw_affiliation_string":"Karachi Institute of Economics and Technology; Karachi Pakistan","institution_ids":["https://openalex.org/I103583917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079308988","display_name":"Husain Parvez","orcid":"https://orcid.org/0000-0002-6544-2454"},"institutions":[{"id":"https://openalex.org/I103583917","display_name":"Karachi Institute of Economics and Technology","ror":"https://ror.org/02sdmkj94","country_code":"PK","type":"education","lineage":["https://openalex.org/I103583917"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Husain Parvez","raw_affiliation_strings":["Karachi Institute of Economics and Technology, Korangi Creek, 75190, Pakistan","Karachi Institute of Economics and Technology; Karachi Pakistan"],"affiliations":[{"raw_affiliation_string":"Karachi Institute of Economics and Technology, Korangi Creek, 75190, Pakistan","institution_ids":["https://openalex.org/I103583917"]},{"raw_affiliation_string":"Karachi Institute of Economics and Technology; Karachi Pakistan","institution_ids":["https://openalex.org/I103583917"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109920618"],"corresponding_institution_ids":["https://openalex.org/I103583917"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.07431984,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8432802557945251},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.627974808216095},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6083179712295532},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.566182017326355},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5399667024612427},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37818747758865356},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36264467239379883},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07557380199432373}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8432802557945251},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.627974808216095},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6083179712295532},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.566182017326355},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5399667024612427},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37818747758865356},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36264467239379883},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07557380199432373},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/recosoc.2014.6861342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2014.6861342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1972641423","https://openalex.org/W1977850862","https://openalex.org/W1992393251","https://openalex.org/W2024238509","https://openalex.org/W2090068045","https://openalex.org/W2111345110","https://openalex.org/W2141823036","https://openalex.org/W2154356865","https://openalex.org/W6676466824"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2139908560","https://openalex.org/W2184011203","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2038503502","https://openalex.org/W2154356865"],"abstract_inverted_index":{"Application-Specific":[0],"Inflexible":[1],"FPGA":[2,7,74,112],"(ASIF)":[3],"[1]":[4],"is":[5,32,99,103],"an":[6,26],"reduced":[8,38],"and":[9,75,85],"optimized":[10],"for":[11],"a":[12,48,109],"known":[13],"set":[14],"of":[15,37],"application":[16],"circuits.":[17],"An":[18],"ASIF":[19,52,76,97],"achieves":[20],"considerable":[21],"area":[22,30],"gain":[23,31],"compared":[24],"to":[25,77,105],"FPGA.":[27],"However,":[28],"this":[29],"achieved":[33],"at":[34],"the":[35,43,50,58,71],"expense":[36],"routing":[39],"flexibility,":[40],"thus":[41],"making":[42],"architecture":[44,53,98],"highly":[45],"irregular.":[46],"As":[47],"consequence,":[49],"irregular":[51],"cannot":[54],"be":[55],"fabricated":[56],"through":[57],"tile":[59],"based":[60],"abutment":[61],"process,":[62],"besides":[63],"having":[64],"other":[65],"negative":[66],"implications.":[67],"This":[68],"paper":[69],"explores":[70],"design-space":[72],"between":[73],"generate":[78],"reconfigurable":[79],"Regular-ASIF":[80,102],"architectures":[81],"with":[82],"maneuverable":[83],"regularity":[84],"flexibility.":[86],"Our":[87],"preliminary":[88],"experiments":[89],"have":[90],"shown":[91],"some":[92],"promising":[93],"results;":[94],"on":[95],"average":[96],"5.6\u00d7,":[100],"whereas":[101],"1.02\u00d7":[104],"2.1\u00d7":[106],"smaller":[107],"than":[108],"mesh-based":[110],"unidirectional":[111],"architecture.":[113]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}