{"id":"https://openalex.org/W2136567733","doi":"https://doi.org/10.1109/recosoc.2014.6861338","title":"Novel configurable logic block architecture exploiting controllable-polarity transistors","display_name":"Novel configurable logic block architecture exploiting controllable-polarity transistors","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W2136567733","doi":"https://doi.org/10.1109/recosoc.2014.6861338","mag":"2136567733"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2014.6861338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2014.6861338","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/201911","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["Ecole Polytechnique Federale de Lausanne, Lausanne, VD, CH","EPFL. Lausanne,Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne, Lausanne, VD, CH","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"EPFL. Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103004961","display_name":"Xifan Tang","orcid":"https://orcid.org/0000-0003-2203-3981"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Xifan Tang","raw_affiliation_strings":["Ecole Polytechnique Federale de Lausanne, Lausanne, VD, CH","EPFL. Lausanne,Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne, Lausanne, VD, CH","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"EPFL. Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["Ecole Polytechnique Federale de Lausanne, Lausanne, VD, CH","EPFL. Lausanne,Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne, Lausanne, VD, CH","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"EPFL. Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002568331"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13885943,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"372","issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.7668313384056091},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7042087912559509},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6230369210243225},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6205928921699524},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.60567307472229},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5590570569038391},{"id":"https://openalex.org/keywords/polarity","display_name":"Polarity (international relations)","score":0.5465689301490784},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5221705436706543},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5126251578330994},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.479495108127594},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4744906425476074},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.44305580854415894},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.41704148054122925},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4147592782974243},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4067957103252411},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3918044865131378},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3704293370246887},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32370927929878235},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22264155745506287},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09745731949806213},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0666263997554779}],"concepts":[{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.7668313384056091},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7042087912559509},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6230369210243225},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6205928921699524},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.60567307472229},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5590570569038391},{"id":"https://openalex.org/C2777361361","wikidata":"https://www.wikidata.org/wiki/Q1112585","display_name":"Polarity (international relations)","level":3,"score":0.5465689301490784},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5221705436706543},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5126251578330994},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.479495108127594},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4744906425476074},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.44305580854415894},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.41704148054122925},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4147592782974243},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4067957103252411},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3918044865131378},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3704293370246887},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32370927929878235},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22264155745506287},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09745731949806213},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0666263997554779},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C1491633281","wikidata":"https://www.wikidata.org/wiki/Q7868","display_name":"Cell","level":2,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/recosoc.2014.6861338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2014.6861338","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:201911","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/201911","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:201911","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/201911","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.550000011920929,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1969849133","https://openalex.org/W1971971073","https://openalex.org/W2045617353","https://openalex.org/W2047241543","https://openalex.org/W2055215434","https://openalex.org/W2075760270","https://openalex.org/W2124720785","https://openalex.org/W2138383740","https://openalex.org/W2156694126","https://openalex.org/W2322754293","https://openalex.org/W6669489294"],"related_works":["https://openalex.org/W2135636985","https://openalex.org/W2014165129","https://openalex.org/W3023652529","https://openalex.org/W2480852620","https://openalex.org/W2182398074","https://openalex.org/W2466591189","https://openalex.org/W2071567894","https://openalex.org/W2246445978","https://openalex.org/W2788600543","https://openalex.org/W2070538238"],"abstract_inverted_index":{"Controllable-polarity":[0],"transistors":[1],"exhibit":[2],"a":[3,42,52],"device-level":[4],"configurability.":[5],"Indeed,":[6],"they":[7],"can":[8,18],"be":[9,19],"dynamically":[10],"configured":[11],"between":[12],"n-type":[13],"and":[14,65],"p-type.":[15],"Such":[16],"property":[17],"exploited":[20],"in":[21,85],"Field":[22],"Programmable":[23],"Gate":[24],"Arrays":[25],"(FPGAs)":[26],"to":[27,67],"replace":[28],"traditional":[29,69],"Look-Up":[30],"Tables":[31],"(LUTs)":[32],"by":[33],"more":[34],"powerful":[35],"configurable":[36,56],"units.":[37],"We":[38,78],"report":[39],"here":[40],"on":[41],"new":[43],"FPGA":[44],"logic":[45],"block":[46],"architecture,":[47],"called":[48],"MCluster,":[49],"that":[50],"takes":[51],"direct":[53],"advantage":[54],"of":[55,60,83],"transistors.":[57],"The":[58],"performance":[59],"the":[61],"approach":[62],"is":[63],"evaluated":[64],"compared":[66],"its":[68],"Complementary":[70],"Metal-Oxide-Semiconductor":[71],"(CMOS)":[72],"counterpart":[73],"at":[74],"22-nm":[75],"technology":[76],"node.":[77],"note":[79],"an":[80],"average":[81],"saving":[82],"64%":[84],"area\u00d7delay\u00d7power":[86],"product.":[87]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}