{"id":"https://openalex.org/W1977983488","doi":"https://doi.org/10.1109/recosoc.2013.6581548","title":"Towards a Configurable Many-core Accelerator for FPGA-based embedded systems","display_name":"Towards a Configurable Many-core Accelerator for FPGA-based embedded systems","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W1977983488","doi":"https://doi.org/10.1109/recosoc.2013.6581548","mag":"1977983488"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2013.6581548","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2013.6581548","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081670831","display_name":"Marco A. Ram\u00edrez","orcid":"https://orcid.org/0000-0003-4945-7338"},"institutions":[{"id":"https://openalex.org/I1323252656","display_name":"Information Technology University","ror":"https://ror.org/00ngv8j44","country_code":"PK","type":"education","lineage":["https://openalex.org/I1323252656"]},{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI","PK"],"is_corresponding":false,"raw_author_name":"Marco Ramirez","raw_affiliation_strings":["Department of Information Technology, University of Turku, Finland","Department of Information Technology , University of Turku, Turku , Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Technology, University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"Department of Information Technology , University of Turku, Turku , Finland","institution_ids":["https://openalex.org/I1323252656"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063193249","display_name":"Masoud Daneshtalab","orcid":"https://orcid.org/0000-0001-6289-1521"},"institutions":[{"id":"https://openalex.org/I1323252656","display_name":"Information Technology University","ror":"https://ror.org/00ngv8j44","country_code":"PK","type":"education","lineage":["https://openalex.org/I1323252656"]},{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI","PK"],"is_corresponding":false,"raw_author_name":"Masoud Daneshtalab","raw_affiliation_strings":["Department of Information Technology, University of Turku, Finland","Department of Information Technology , University of Turku, Turku , Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Technology, University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"Department of Information Technology , University of Turku, Turku , Finland","institution_ids":["https://openalex.org/I1323252656"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019546150","display_name":"Pasi Liljeberg","orcid":"https://orcid.org/0000-0002-9392-3589"},"institutions":[{"id":"https://openalex.org/I1323252656","display_name":"Information Technology University","ror":"https://ror.org/00ngv8j44","country_code":"PK","type":"education","lineage":["https://openalex.org/I1323252656"]},{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI","PK"],"is_corresponding":false,"raw_author_name":"Pasi Liljeberg","raw_affiliation_strings":["Department of Information Technology, University of Turku, Finland","Department of Information Technology , University of Turku, Turku , Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Technology, University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"Department of Information Technology , University of Turku, Turku , Finland","institution_ids":["https://openalex.org/I1323252656"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075314597","display_name":"Juha Plosila","orcid":"https://orcid.org/0000-0003-4018-5495"},"institutions":[{"id":"https://openalex.org/I1323252656","display_name":"Information Technology University","ror":"https://ror.org/00ngv8j44","country_code":"PK","type":"education","lineage":["https://openalex.org/I1323252656"]},{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI","PK"],"is_corresponding":false,"raw_author_name":"Juha Plosila","raw_affiliation_strings":["Department of Information Technology, University of Turku, Finland","Department of Information Technology , University of Turku, Turku , Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Technology, University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"Department of Information Technology , University of Turku, Turku , Finland","institution_ids":["https://openalex.org/I1323252656"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2683,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.40364729,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8450031280517578},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7895563244819641},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6975553631782532},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5338559746742249},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5003299713134766},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4853498041629791},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.46386876702308655},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.4568499028682709},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4565429985523224},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4438709020614624},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.4354330599308014},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4113048315048218},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.333767831325531},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2831530272960663},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.12916117906570435},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0896129310131073}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8450031280517578},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7895563244819641},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6975553631782532},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5338559746742249},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5003299713134766},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4853498041629791},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.46386876702308655},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.4568499028682709},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4565429985523224},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4438709020614624},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.4354330599308014},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4113048315048218},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.333767831325531},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2831530272960663},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.12916117906570435},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0896129310131073},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/recosoc.2013.6581548","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2013.6581548","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1597755753","https://openalex.org/W1830620847","https://openalex.org/W1967643283","https://openalex.org/W2057716210","https://openalex.org/W2113302371","https://openalex.org/W2114097755","https://openalex.org/W2116514950","https://openalex.org/W2152099665","https://openalex.org/W2160642395","https://openalex.org/W3141634429","https://openalex.org/W6642048299"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W1984744919","https://openalex.org/W2518118925","https://openalex.org/W2132930690","https://openalex.org/W2770599040","https://openalex.org/W3159273459","https://openalex.org/W1901380330","https://openalex.org/W3009812692"],"abstract_inverted_index":{"Hardware":[0],"accelerators":[1],"release":[2],"the":[3,44,49,66],"general":[4],"purpose":[5],"processor":[6],"of":[7,31,65],"a":[8,17,52],"system":[9,53],"from":[10],"very":[11],"compute-demanding":[12],"tasks.":[13],"This":[14],"work":[15],"presents":[16],"Configurable":[18],"Many-core":[19],"Accelerator":[20],"for":[21,75],"FPGA-based":[22],"systems,":[23],"named":[24],"CoMA.":[25],"Its":[26],"architecture":[27],"combines":[28],"an":[29,36,39,76],"array":[30],"processing":[32],"cores":[33],"interconnected":[34],"by":[35],"NoC,":[37],"with":[38,51],"I/O":[40,67],"interface":[41,68],"based":[42],"on":[43],"AXI":[45],"protocol.":[46],"CoMA":[47],"provides":[48],"designer":[50],"abstraction":[54],"layer":[55],"that":[56],"facilitates":[57],"task":[58],"partitioning":[59],"and":[60,73],"peripheral":[61],"access.":[62],"The":[63],"implementation":[64],"was":[69],"verified":[70],"through":[71],"simulation,":[72],"synthesized":[74],"FPGA.":[77]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}