{"id":"https://openalex.org/W2046995435","doi":"https://doi.org/10.1109/recosoc.2013.6581536","title":"The HeartBeat model: A platform abstraction enabling fast prototyping of real-time applications on NoC-based MPSoC on FPGA","display_name":"The HeartBeat model: A platform abstraction enabling fast prototyping of real-time applications on NoC-based MPSoC on FPGA","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W2046995435","doi":"https://doi.org/10.1109/recosoc.2013.6581536","mag":"2046995435"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2013.6581536","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2013.6581536","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082362817","display_name":"Francesco Robino","orcid":null},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Francesco Robino","raw_affiliation_strings":["Department of Electronic Systems, Royal Institute of Technology, Sweden","Dept. of Electron. Syst., R. Inst. of Technol. (KTH), Stockholm, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems, Royal Institute of Technology, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"Dept. of Electron. Syst., R. Inst. of Technol. (KTH), Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008852459","display_name":"Johnny \u00d6berg","orcid":"https://orcid.org/0000-0002-8072-1742"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Johnny Oberg","raw_affiliation_strings":["Department of Electronic Systems, Royal Institute of Technology, Sweden","Dept. of Electron. Syst., R. Inst. of Technol. (KTH), Stockholm, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems, Royal Institute of Technology, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"Dept. of Electron. Syst., R. Inst. of Technol. (KTH), Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5082362817"],"corresponding_institution_ids":["https://openalex.org/I86987016"],"apc_list":null,"apc_paid":null,"fwci":2.5372,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.90353339,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8936054706573486},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7691794633865356},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6845709085464478},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6654485464096069},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6635637879371643},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.647286057472229},{"id":"https://openalex.org/keywords/heartbeat","display_name":"Heartbeat","score":0.6374128460884094},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.626116156578064},{"id":"https://openalex.org/keywords/model-of-computation","display_name":"Model of computation","score":0.5593979358673096},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5466622710227966},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4810093343257904},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.47544217109680176},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4629074037075043},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.43218907713890076},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.4252653419971466},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.3670254349708557},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.20219337940216064},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10772615671157837},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0802430808544159}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8936054706573486},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7691794633865356},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6845709085464478},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6654485464096069},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6635637879371643},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.647286057472229},{"id":"https://openalex.org/C13852961","wikidata":"https://www.wikidata.org/wiki/Q17021880","display_name":"Heartbeat","level":2,"score":0.6374128460884094},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.626116156578064},{"id":"https://openalex.org/C184596265","wikidata":"https://www.wikidata.org/wiki/Q2651576","display_name":"Model of computation","level":3,"score":0.5593979358673096},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5466622710227966},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4810093343257904},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.47544217109680176},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4629074037075043},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.43218907713890076},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.4252653419971466},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.3670254349708557},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.20219337940216064},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10772615671157837},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0802430808544159},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/recosoc.2013.6581536","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2013.6581536","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1567551938","https://openalex.org/W1852701978","https://openalex.org/W1993652548","https://openalex.org/W2003657881","https://openalex.org/W2020835542","https://openalex.org/W2028683213","https://openalex.org/W2051542972","https://openalex.org/W2069195425","https://openalex.org/W2114657592","https://openalex.org/W2115726731","https://openalex.org/W2119677480","https://openalex.org/W2119699246","https://openalex.org/W2128904268","https://openalex.org/W2141497161","https://openalex.org/W2156417042","https://openalex.org/W2159542925","https://openalex.org/W2161647658","https://openalex.org/W2166027221","https://openalex.org/W2172252595","https://openalex.org/W4250630467","https://openalex.org/W4251330784","https://openalex.org/W6638818428","https://openalex.org/W6663432504","https://openalex.org/W6677632535"],"related_works":["https://openalex.org/W1934552808","https://openalex.org/W1595273177","https://openalex.org/W2293483919","https://openalex.org/W2587830891","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W4234221021","https://openalex.org/W2548514518","https://openalex.org/W1991558674","https://openalex.org/W2113499397"],"abstract_inverted_index":{"Future":[0],"embedded":[1,146],"systems":[2,39],"will":[3],"make":[4],"use":[5],"of":[6,25,37,63,70,77,107,143,162],"many":[7],"hundred,":[8],"configurable":[9],"or":[10],"re-configurable,":[11],"processing":[12],"elements":[13],"communicating":[14],"through":[15,159],"a":[16,49,61,74,97,110,120,144,150],"network":[17],"on":[18,68,103,114,149],"chip":[19],"(NoC),":[20],"but":[21],"there":[22],"is":[23,48],"lack":[24],"rapid":[26,155],"automated":[27],"design":[28,58,79,87,136,141,156],"flows":[29],"bridging":[30],"the":[31,35,57,86,94,104,124,128,140,163],"abstraction":[32,64],"gap":[33],"between":[34],"models":[36,66,69],"such":[38],"and":[40,44,51],"their":[41],"implementation.":[42],"Designing":[43],"programming":[45],"NoC-based":[46,111],"MPSoCs":[47],"complex":[50],"error":[52],"prone":[53],"activity.":[54],"However,":[55],"capturing":[56],"specification":[59],"at":[60,81],"higher-level":[62],"using":[65],"based":[67,102],"computation":[71,108],"(MoCs)":[72],"offers":[73],"promising":[75],"way":[76],"reducing":[78],"flaws":[80],"an":[82],"early":[83],"stage":[84],"in":[85],"flow.":[88],"In":[89],"this":[90],"paper,":[91],"we":[92,117],"present":[93],"HeartBeat":[95,129],"model,":[96],"concept":[98],"for":[99],"implementing":[100],"applications":[101],"synchronous":[105],"model":[106,130],"onto":[109],"MPSoC":[112,152],"platform":[113,121],"FPGA.":[115],"Furthermore,":[116],"show":[118],"that":[119],"complying":[122],"to":[123],"constraints":[125],"imposed":[126],"by":[127],"has":[131],"real-time":[132,145],"properties.":[133],"The":[134],"presented":[135],"flow":[137],"significantly":[138],"reduces":[139],"time":[142],"system":[147],"implemented":[148],"NoCbased":[151],"platform,":[153],"enabling":[154],"space":[157],"exploration":[158],"fast":[160],"prototyping":[161],"solution.":[164]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}