{"id":"https://openalex.org/W1985972950","doi":"https://doi.org/10.1109/recosoc.2013.6581534","title":"An FPGA design and implementation framework combined with commercial VLSI CADs","display_name":"An FPGA design and implementation framework combined with commercial VLSI CADs","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W1985972950","doi":"https://doi.org/10.1109/recosoc.2013.6581534","mag":"1985972950"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2013.6581534","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2013.6581534","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051831948","display_name":"Qian Zhao","orcid":"https://orcid.org/0000-0003-0032-1974"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Qian Zhao","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012465812","display_name":"Motoki Amagasaki","orcid":"https://orcid.org/0000-0002-5196-9765"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Motoki Amagasaki","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059705629","display_name":"Masahiro Iida","orcid":"https://orcid.org/0000-0002-9654-2319"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Iida","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109427367","display_name":"Morihiro Kuga","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Morihiro Kuga","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031401749","display_name":"Toshinori Sueyoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshinori Sueyoshi","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5051831948"],"corresponding_institution_ids":["https://openalex.org/I96036126"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06025832,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9116222858428955},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7820101380348206},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7650740146636963},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.6105251312255859},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5800235867500305},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5721814632415771},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5683683156967163},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5604673624038696},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45472896099090576},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42510220408439636},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4140510559082031},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.377055823802948},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.29828810691833496},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.12924832105636597}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9116222858428955},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7820101380348206},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7650740146636963},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.6105251312255859},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5800235867500305},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5721814632415771},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5683683156967163},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5604673624038696},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45472896099090576},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42510220408439636},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4140510559082031},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.377055823802948},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29828810691833496},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.12924832105636597},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/recosoc.2013.6581534","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2013.6581534","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W2038841572","https://openalex.org/W2047143252","https://openalex.org/W2075977842","https://openalex.org/W2111427553","https://openalex.org/W2138383740","https://openalex.org/W2157643673","https://openalex.org/W2168493238","https://openalex.org/W2170034300"],"related_works":["https://openalex.org/W4200122249","https://openalex.org/W2535403365","https://openalex.org/W3147061323","https://openalex.org/W1486911645","https://openalex.org/W2118796996","https://openalex.org/W4319777663","https://openalex.org/W2091330445","https://openalex.org/W2365114398","https://openalex.org/W4393106778","https://openalex.org/W2243815476"],"abstract_inverted_index":{"Conventional":[0],"full-custom":[1],"reconfigurable":[2],"logic":[3],"device":[4],"design":[5,18,27,33,77],"and":[6,35,68],"implementation":[7],"are":[8],"time":[9],"consuming":[10],"processes.":[11],"In":[12],"this":[13,52,76],"research,":[14],"we":[15],"propose":[16],"a":[17,86,111],"framework":[19],"in":[20,51],"order":[21],"to":[22],"improve":[23],"FPGA":[24,32,46,88,98],"IP":[25],"core":[26],"efficiency":[28],"by":[29],"link":[30],"academic":[31],"flow":[34],"commercial":[36,94],"VLSI":[37,95,107],"CADs":[38],"based":[39],"on":[40,124],"the":[41,55,65,69],"synthesizable":[42],"method.":[43],"A":[44],"novel":[45],"routing":[47],"tool":[48],"is":[49,90],"developed":[50],"framework,":[53],"namely":[54],"EasyRouter.":[56],"By":[57],"using":[58],"simple":[59],"templates,":[60],"EasyRouter":[61,109],"can":[62,82],"automatically":[63],"generate":[64],"HDL":[66],"codes":[67],"configuration":[70],"bitstream":[71],"for":[72],"an":[73],"FPGA.":[74],"With":[75],"flow,":[78,115],"accurate":[79],"physical":[80],"information":[81],"be":[83,102],"reported":[84],"when":[85],"new":[87],"architecture":[89],"evaluated":[91],"with":[92,105],"reliable":[93],"CADs.":[96],"For":[97],"architectures":[99],"that":[100],"cannot":[101],"easily":[103],"implemented":[104],"present":[106],"process,":[108],"provides":[110],"fast":[112],"performance":[113],"analysis":[114],"which":[116],"improved":[117],"delay":[118],"accuracy":[119],"5.1":[120],"times":[121],"than":[122],"VPR":[123],"average.":[125]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}