{"id":"https://openalex.org/W2155669548","doi":"https://doi.org/10.1109/recosoc.2013.6581532","title":"ACMA: Accuracy-configurable multiplier architecture for error-resilient System-on-Chip","display_name":"ACMA: Accuracy-configurable multiplier architecture for error-resilient System-on-Chip","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W2155669548","doi":"https://doi.org/10.1109/recosoc.2013.6581532","mag":"2155669548"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2013.6581532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2013.6581532","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070978659","display_name":"Kartikeya Bhardwaj","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148827","display_name":"Birla Institute of Technology and Science, Pilani - Goa Campus","ror":"https://ror.org/046sh6j17","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210148827","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Kartikeya Bhardwaj","raw_affiliation_strings":["Electrical and Electronics Engineering, Birla Institute of Technology and Science, Goa, India"],"affiliations":[{"raw_affiliation_string":"Electrical and Electronics Engineering, Birla Institute of Technology and Science, Goa, India","institution_ids":["https://openalex.org/I4210148827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008225889","display_name":"Pravin Mane","orcid":"https://orcid.org/0000-0001-6529-6349"},"institutions":[{"id":"https://openalex.org/I4210148827","display_name":"Birla Institute of Technology and Science, Pilani - Goa Campus","ror":"https://ror.org/046sh6j17","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210148827","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pravin S. Mane","raw_affiliation_strings":["Electrical and Electronics Engineering, Birla Institute of Technology and Science, Goa, India"],"affiliations":[{"raw_affiliation_string":"Electrical and Electronics Engineering, Birla Institute of Technology and Science, Goa, India","institution_ids":["https://openalex.org/I4210148827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5070978659"],"corresponding_institution_ids":["https://openalex.org/I4210148827"],"apc_list":null,"apc_paid":null,"fwci":1.2021,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.82564173,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/precomputation","display_name":"Precomputation","score":0.7760199308395386},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.7284799814224243},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7079180479049683},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6772615909576416},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6598730087280273},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.6578420400619507},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5945413708686829},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.45798245072364807},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4218257963657379},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41349637508392334},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.401841402053833},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.3017101287841797},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2575332522392273},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22594591975212097},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20586049556732178},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.09813147783279419},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09223467111587524}],"concepts":[{"id":"https://openalex.org/C159379195","wikidata":"https://www.wikidata.org/wiki/Q7239568","display_name":"Precomputation","level":3,"score":0.7760199308395386},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7284799814224243},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7079180479049683},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6772615909576416},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6598730087280273},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.6578420400619507},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5945413708686829},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.45798245072364807},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4218257963657379},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41349637508392334},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.401841402053833},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.3017101287841797},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2575332522392273},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22594591975212097},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20586049556732178},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.09813147783279419},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09223467111587524},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/recosoc.2013.6581532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2013.6581532","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1528874917","https://openalex.org/W1997922385","https://openalex.org/W2005865544","https://openalex.org/W2045294186","https://openalex.org/W2100098458","https://openalex.org/W2106115765","https://openalex.org/W2106360508","https://openalex.org/W2106484393","https://openalex.org/W2126044301","https://openalex.org/W2129394555","https://openalex.org/W2143384051","https://openalex.org/W2150100620","https://openalex.org/W2155458498","https://openalex.org/W2170902568","https://openalex.org/W3144137741","https://openalex.org/W3147234326","https://openalex.org/W4255029913","https://openalex.org/W6676258682"],"related_works":["https://openalex.org/W126258643","https://openalex.org/W2157769033","https://openalex.org/W2096978683","https://openalex.org/W2072220574","https://openalex.org/W4285082868","https://openalex.org/W2162004439","https://openalex.org/W2558076308","https://openalex.org/W4317402486","https://openalex.org/W2120552212","https://openalex.org/W2019978053"],"abstract_inverted_index":{"In":[0,62],"nanometer":[1],"regime,":[2],"optimization":[3],"of":[4,102,131,142,156,161,176],"System-on-Chip":[5],"(SoC)":[6],"designs":[7],"w.r.t.":[8],"speed,":[9],"power":[10,43],"and":[11,158],"area":[12],"is":[13,149],"a":[14,29,45,67,79,173],"major":[15],"concern":[16],"for":[17,73,84,128,135],"VLSI":[18,59],"designers":[19],"today.":[20],"Imprecise/approximate":[21],"design":[22,60,127],"obviates":[23],"the":[24,100,126,139,154],"constraints":[25],"on":[26,88,153],"accuracy,":[27],"stemming":[28],"novel":[30],"Speed-Power-Accuracy-Area":[31],"(SPAA)":[32],"metrics":[33,120],"which":[34],"can":[35,121],"pilot":[36],"to":[37,55,144],"tremendous":[38],"improvements":[39],"in":[40,48,146],"speed":[41],"and/or":[42],"with":[44],"feeble":[46],"accord":[47],"accuracy.":[49],"This":[50],"astonishingly":[51],"expediency":[52],"captivated":[53],"researchers":[54],"delve":[56],"into":[57,172],"imprecise/approximate":[58],"evolution.":[61],"this":[63],"paper,":[64],"we":[65],"present":[66],"new":[68],"accuracy-configurable":[69],"multiplier":[70,105],"architecture":[71],"(ACMA)":[72],"error-resilient":[74],"systems.":[75],"The":[76,96,114,133],"ACMA":[77],"uses":[78],"technique":[80],"called":[81],"Carry-in":[82],"Prediction":[83],"approximate":[85],"multiplication":[86,98,137],"based":[87],"efficient":[89],"precomputation":[90],"logic":[91],"that":[92,118],"increases":[93],"its":[94,111],"throughput.":[95],"proposed":[97],"reduces":[99],"latency":[101],"an":[103],"accurate":[104],"by":[106,109,124],"almost":[107],"half":[108],"reducing":[110],"critical":[112],"path.":[113],"simulation":[115],"results":[116,134,171],"suggest":[117],"SPAA":[119],"be":[122],"administered":[123],"exploiting":[125],"apposite":[129],"number":[130],"iterations.":[132],"16-bit":[136],"show":[138],"mean":[140,174],"accuracy":[141,175],"99.85%":[143],"99.9%":[145],"case":[147],"there":[148],"no":[150],"lower":[151],"bound":[152],"size":[155,160],"operands":[157,162],"if":[159],"are":[163],"10-bit":[164],"or":[165],"more":[166],"(numbers":[167],">":[168],"1000),":[169],"it":[170],"99.965%.":[177]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2026-03-25T14:56:36.534964","created_date":"2025-10-10T00:00:00"}