{"id":"https://openalex.org/W1998304141","doi":"https://doi.org/10.1109/recosoc.2013.6581519","title":"Simulation framework for cycle-accurate RTL modeling of partial run-time reconfiguration in VHDL","display_name":"Simulation framework for cycle-accurate RTL modeling of partial run-time reconfiguration in VHDL","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W1998304141","doi":"https://doi.org/10.1109/recosoc.2013.6581519","mag":"1998304141"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2013.6581519","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2013.6581519","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058348626","display_name":"Simen Gimle Hansen","orcid":null},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Simen Gimle Hansen","raw_affiliation_strings":["Department of Informatics, University of Oslo, Norway","Dept. of Inf., Univ. of Oslo, Oslo, Norway"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"Dept. of Inf., Univ. of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064000482","display_name":"Dirk Koch","orcid":"https://orcid.org/0000-0002-2568-4432"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Dirk Koch","raw_affiliation_strings":["Department of Informatics, University of Oslo, Norway","Dept. of Inf., Univ. of Oslo, Oslo, Norway"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"Dept. of Inf., Univ. of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071144214","display_name":"Jim T\u00f8rresen","orcid":"https://orcid.org/0000-0003-0556-0288"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Jim Torresen","raw_affiliation_strings":["Department of Informatics, University of Oslo, Norway","Dept. of Inf., Univ. of Oslo, Oslo, Norway"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"Dept. of Inf., Univ. of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I184942183"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9580494165420532},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8183975219726562},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6946038007736206},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.5393801331520081},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4852426052093506},{"id":"https://openalex.org/keywords/relocation","display_name":"Relocation","score":0.4157608151435852},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.41552290320396423},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34849053621292114},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3239370882511139},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12635967135429382},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10848373174667358}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9580494165420532},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8183975219726562},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6946038007736206},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.5393801331520081},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4852426052093506},{"id":"https://openalex.org/C2779019381","wikidata":"https://www.wikidata.org/wiki/Q3499564","display_name":"Relocation","level":2,"score":0.4157608151435852},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.41552290320396423},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34849053621292114},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3239370882511139},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12635967135429382},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10848373174667358},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/recosoc.2013.6581519","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2013.6581519","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1969875970","https://openalex.org/W1975051142","https://openalex.org/W1980377171","https://openalex.org/W2104491791","https://openalex.org/W2158265605","https://openalex.org/W2161229326","https://openalex.org/W3144225254"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W4319430423","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4390224957","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794"],"abstract_inverted_index":{"Partial":[0],"run-time":[1,31,52,69],"reconfiguration":[2,32,70,88],"has":[3],"brought":[4],"forward":[5],"a":[6,59],"new":[7,11,22],"dimension":[8],"and":[9,65,95,99],"many":[10,21],"possibilities":[12],"when":[13],"designing":[14],"systems.":[15],"However,":[16],"it":[17],"also":[18],"leads":[19],"to":[20,26,33,44],"challenges":[23,41],"that":[24,113],"need":[25],"be":[27,34],"addressed":[28],"for":[29,62],"partial":[30,51,68],"successful.":[35],"One":[36],"of":[37,48,67,86],"the":[38,72,87,91,108],"most":[39],"significant":[40],"is":[42],"how":[43],"perform":[45],"functional":[46,63],"verification":[47,66],"systems":[49],"using":[50,77,90],"reconfiguration.":[53],"In":[54],"this":[55],"paper,":[56],"we":[57],"propose":[58],"simulation":[60,81,109],"framework":[61,82,110],"modeling":[64,85],"at":[71],"Register":[73],"Transfer":[74],"Level":[75],"(RTL)":[76],"VHDL.":[78],"The":[79],"proposed":[80],"provides":[83],"cycle-accurate":[84],"process":[89],"real":[92],"bitstream":[93],"file,":[94],"supports":[96,111],"both":[97],"island-based":[98],"slot-based":[100,105],"reconfigurable":[101],"design":[102,106],"styles.":[103],"For":[104],"styles,":[107],"modules":[112],"either":[114],"occupies":[115],"one":[116],"slot":[117],"or":[118],"multiple":[119],"slots,":[120],"as":[121,123],"well":[122],"module":[124],"relocation.":[125]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}