{"id":"https://openalex.org/W1986833516","doi":"https://doi.org/10.1109/recosoc.2013.6581518","title":"An efficient on-chip configuration infrastructure for a flexible multi-ASIP turbo decoder architecture","display_name":"An efficient on-chip configuration infrastructure for a flexible multi-ASIP turbo decoder architecture","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W1986833516","doi":"https://doi.org/10.1109/recosoc.2013.6581518","mag":"1986833516"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2013.6581518","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2013.6581518","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-00873978","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001772954","display_name":"Vianney Lap\u00f4tre","orcid":"https://orcid.org/0000-0002-8091-0703"},"institutions":[{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210145102","https://openalex.org/I4210159245","https://openalex.org/I4412460332"]},{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Vianney Lapotre","raw_affiliation_strings":["Univ. Bretagne Sud, Lab-STICC, Lorient, France","Lab-STICC_UBS_CACS_MOCS (France)"],"affiliations":[{"raw_affiliation_string":"Univ. Bretagne Sud, Lab-STICC, Lorient, France","institution_ids":["https://openalex.org/I2802204017","https://openalex.org/I161929037","https://openalex.org/I4210123702"]},{"raw_affiliation_string":"Lab-STICC_UBS_CACS_MOCS (France)","institution_ids":["https://openalex.org/I161929037"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108437484","display_name":"Michael H\u00fcbner","orcid":"https://orcid.org/0000-0003-3785-7959"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Hubner","raw_affiliation_strings":["Rurh-Universit\u00e4t Bochum, ESIT, Bochum, Germany","RUB - Ruhr University Bochum = Ruhr-Universit\u00e4t Bochum (Germany)"],"affiliations":[{"raw_affiliation_string":"Rurh-Universit\u00e4t Bochum, ESIT, Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]},{"raw_affiliation_string":"RUB - Ruhr University Bochum = Ruhr-Universit\u00e4t Bochum (Germany)","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015669050","display_name":"Guy Gogniat","orcid":"https://orcid.org/0000-0002-9528-5277"},"institutions":[{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210145102","https://openalex.org/I4210159245","https://openalex.org/I4412460332"]},{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Guy Gogniat","raw_affiliation_strings":["Univ. Bretagne Sud, Lab-STICC, Lorient, France","Lab-STICC_UBS_CACS_MOCS (France)"],"affiliations":[{"raw_affiliation_string":"Univ. Bretagne Sud, Lab-STICC, Lorient, France","institution_ids":["https://openalex.org/I2802204017","https://openalex.org/I161929037","https://openalex.org/I4210123702"]},{"raw_affiliation_string":"Lab-STICC_UBS_CACS_MOCS (France)","institution_ids":["https://openalex.org/I161929037"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105779835","display_name":"Purushotham Murugappa","orcid":null},"institutions":[{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210145102","https://openalex.org/I4210159245","https://openalex.org/I4412460332"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Purushotham Murugappa","raw_affiliation_strings":["Telecom Bretagne, Lab-STICC, Brest, France","ELEC - D\u00e9partement Electronique (Technop\u00f4le Brest-Iroise CS 83818 29238 BREST CEDEX 3 - France)"],"affiliations":[{"raw_affiliation_string":"Telecom Bretagne, Lab-STICC, Brest, France","institution_ids":["https://openalex.org/I4210123702","https://openalex.org/I161929037"]},{"raw_affiliation_string":"ELEC - D\u00e9partement Electronique (Technop\u00f4le Brest-Iroise CS 83818 29238 BREST CEDEX 3 - France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023544012","display_name":"Amer Baghdadi","orcid":"https://orcid.org/0000-0002-6181-6500"},"institutions":[{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210145102","https://openalex.org/I4210159245","https://openalex.org/I4412460332"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Amer Baghdadi","raw_affiliation_strings":["Telecom Bretagne, Lab-STICC, Brest, France","ELEC - D\u00e9partement Electronique (Technop\u00f4le Brest-Iroise CS 83818 29238 BREST CEDEX 3 - France)","Lab-STICC_TB_CACS_IAS (France)"],"affiliations":[{"raw_affiliation_string":"Telecom Bretagne, Lab-STICC, Brest, France","institution_ids":["https://openalex.org/I4210123702","https://openalex.org/I161929037"]},{"raw_affiliation_string":"ELEC - D\u00e9partement Electronique (Technop\u00f4le Brest-Iroise CS 83818 29238 BREST CEDEX 3 - France)","institution_ids":[]},{"raw_affiliation_string":"Lab-STICC_TB_CACS_IAS (France)","institution_ids":["https://openalex.org/I161929037"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109056088","display_name":"Jean-Philippe Diguet","orcid":null},"institutions":[{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210145102","https://openalex.org/I4210159245","https://openalex.org/I4412460332"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Philippe Diguet","raw_affiliation_strings":["Univ. Bretagne Sud, Lab-STICC, Lorient, France","Lab-STICC_UBS_CACS_MOCS (France)"],"affiliations":[{"raw_affiliation_string":"Univ. Bretagne Sud, Lab-STICC, Lorient, France","institution_ids":["https://openalex.org/I2802204017","https://openalex.org/I161929037","https://openalex.org/I4210123702"]},{"raw_affiliation_string":"Lab-STICC_UBS_CACS_MOCS (France)","institution_ids":["https://openalex.org/I161929037"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5001772954"],"corresponding_institution_ids":["https://openalex.org/I161929037","https://openalex.org/I2802204017","https://openalex.org/I4210123702"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09227251,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7982931137084961},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7391001582145691},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7341611981391907},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6453478336334229},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6443929672241211},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5897650718688965},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5755879878997803},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5590622425079346},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5463188886642456},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.512122631072998},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.45423030853271484},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.452815443277359},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2402018904685974},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15099257230758667}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7982931137084961},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7391001582145691},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7341611981391907},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6453478336334229},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6443929672241211},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5897650718688965},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5755879878997803},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5590622425079346},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5463188886642456},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.512122631072998},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.45423030853271484},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.452815443277359},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2402018904685974},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15099257230758667},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/recosoc.2013.6581518","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2013.6581518","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00873978v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00873978","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ReCoSoC 2013 : 8th IEEE International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip, Jul 2013, Darmstadt, Germany. &#x27E8;10.1109/ReCoSoC.2013.6581518&#x27E9;","raw_type":"Conference papers"},{"id":"pmh:oai:zenodo.org:3434493","is_oa":true,"landing_page_url":"https://zenodo.org/record/3434493","pdf_url":null,"source":null,"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-00873978v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00873978","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ReCoSoC 2013 : 8th IEEE International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip, Jul 2013, Darmstadt, Germany. &#x27E8;10.1109/ReCoSoC.2013.6581518&#x27E9;","raw_type":"Conference papers"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1968275584","https://openalex.org/W2047139147","https://openalex.org/W2055430327","https://openalex.org/W2132083341","https://openalex.org/W2156193159","https://openalex.org/W2167984742","https://openalex.org/W4300170222"],"related_works":["https://openalex.org/W1581055755","https://openalex.org/W2102117846","https://openalex.org/W2132074508","https://openalex.org/W4256613086","https://openalex.org/W2149449165","https://openalex.org/W2547475129","https://openalex.org/W2362654847","https://openalex.org/W2119788505","https://openalex.org/W2099675346","https://openalex.org/W4238487776"],"abstract_inverted_index":{"International":[0],"audience;":[1],"Dynamic":[2],"reconfiguration":[3],"of":[4,26,76],"multiprocessor":[5,32],"platforms":[6,33],"is":[7,17,51],"an":[8,90,115],"important":[9],"challenge":[10],"for":[11,44,66,71],"System-on-Chip":[12],"designers.":[13],"Addressing":[14],"this":[15,38],"issue":[16],"mandatory":[18],"in":[19,61,139],"order":[20],"to":[21,35,56,113,131],"manage":[22],"the":[23,45,58,81],"increasing":[24],"number":[25],"applications":[27],"and":[28,68,93],"execution":[29],"conditions":[30],"that":[31,129],"have":[34,80],"face.":[36],"In":[37],"paper,":[39],"a":[40,101,105,120],"novel":[41,85],"configuration":[42,86],"infrastructure":[43],"UDec":[46],"multi-ASIP":[47],"turbo":[48],"decoder":[49],"architecture":[50,60],"presented.":[52],"Our":[53,84],"approach":[54],"leads":[55],"split":[57],"interconnection":[59],"two":[62],"subsets,":[63],"one":[64],"dedicated":[65,70],"data":[67],"another":[69],"configuration.":[72],"Indeed":[73],"both":[74],"types":[75],"communication":[77],"do":[78],"not":[79],"same":[82],"requirements.":[83],"infrastructure,":[87],"which":[88],"proposes":[89],"area":[91],"efficient":[92],"low":[94],"latency":[95],"solution,":[96],"has":[97,110,124],"been":[98,111,125],"validated":[99],"through":[100],"two-step":[102],"approach.":[103],"First":[104],"SystemC/VHDL":[106],"mixed":[107],"simulation":[108],"model":[109],"developed":[112],"perform":[114],"early":[116],"performance":[117],"evaluation,":[118],"second":[119],"hardware":[121],"FPGA":[122],"prototype":[123],"built.":[126],"Results":[127],"show":[128],"up":[130],"64":[132],"processing":[133],"elements":[134],"can":[135],"be":[136],"dynamically":[137],"configured":[138],"5.352":[140],"\u00b5s.":[141]},"counts_by_year":[],"updated_date":"2026-02-05T00:54:17.221276","created_date":"2025-10-10T00:00:00"}
