{"id":"https://openalex.org/W2046259333","doi":"https://doi.org/10.1109/recosoc.2012.6322894","title":"Fault-tolerant network interface for spatial division multiplexing based Network-on-Chip","display_name":"Fault-tolerant network interface for spatial division multiplexing based Network-on-Chip","publication_year":2012,"publication_date":"2012-07-01","ids":{"openalex":"https://openalex.org/W2046259333","doi":"https://doi.org/10.1109/recosoc.2012.6322894","mag":"2046259333"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2012.6322894","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2012.6322894","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052267211","display_name":"Anup Das","orcid":"https://orcid.org/0000-0002-5673-2636"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Anup Das","raw_affiliation_strings":["Department of Electrical & Computer Engineering National University of Singapore, Singapore","[Dept. of Electrical and Computer Engineering, National University of Singapore, Singapore.]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, National University of Singapore, Singapore.]","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Department of Electrical & Computer Engineering National University of Singapore, Singapore","[Dept. of Electrical and Computer Engineering, National University of Singapore, Singapore.]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, National University of Singapore, Singapore.]","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070594442","display_name":"Bharadwaj Veeravalli","orcid":"https://orcid.org/0000-0001-9000-1813"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bharadwaj Veeravalli","raw_affiliation_strings":["Department of Electrical & Computer Engineering National University of Singapore, Singapore","[Dept. of Electrical and Computer Engineering, National University of Singapore, Singapore.]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, National University of Singapore, Singapore.]","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052267211"],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":0.3546,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.62678211,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9864000082015991,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7730147838592529},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6964046955108643},{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.6644622683525085},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5691210627555847},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5270614624023438},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5226395130157471},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5154260396957397},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5115697979927063},{"id":"https://openalex.org/keywords/network-interface","display_name":"Network interface","score":0.47084638476371765},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4536043405532837},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4528714418411255},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4474303424358368},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.370941698551178},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.34896963834762573},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3141970634460449},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.14519336819648743},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08323976397514343}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7730147838592529},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6964046955108643},{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.6644622683525085},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5691210627555847},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5270614624023438},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5226395130157471},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5154260396957397},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5115697979927063},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.47084638476371765},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4536043405532837},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4528714418411255},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4474303424358368},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.370941698551178},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.34896963834762573},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3141970634460449},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.14519336819648743},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08323976397514343},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/recosoc.2012.6322894","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2012.6322894","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:scholarbank.nus.edu.sg:10635/70319","is_oa":false,"landing_page_url":"http://scholarbank.nus.edu.sg/handle/10635/70319","pdf_url":null,"source":{"id":"https://openalex.org/S7407052290","display_name":"National University of Singapore","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W141121412","https://openalex.org/W1656777224","https://openalex.org/W1981991312","https://openalex.org/W1985295496","https://openalex.org/W2002568411","https://openalex.org/W2017521824","https://openalex.org/W2064811579","https://openalex.org/W2069648147","https://openalex.org/W2100956485","https://openalex.org/W2114637081","https://openalex.org/W2120538858","https://openalex.org/W2127343661","https://openalex.org/W2128436801","https://openalex.org/W2132719761","https://openalex.org/W2135241043","https://openalex.org/W2148323349","https://openalex.org/W2148930792","https://openalex.org/W2153654807","https://openalex.org/W2158051804","https://openalex.org/W2159747318","https://openalex.org/W2160431944","https://openalex.org/W2160642395","https://openalex.org/W2164034450","https://openalex.org/W2171757376","https://openalex.org/W2187992269","https://openalex.org/W2414967077","https://openalex.org/W3139765438","https://openalex.org/W4251708180","https://openalex.org/W6646974301","https://openalex.org/W6716499864"],"related_works":["https://openalex.org/W2058450550","https://openalex.org/W1976012348","https://openalex.org/W2560375935","https://openalex.org/W2614713859","https://openalex.org/W4297990507","https://openalex.org/W2002682434","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W1966325333","https://openalex.org/W3198758847"],"abstract_inverted_index":{"The":[0],"progressive":[1],"maturity":[2],"of":[3,38,46,59],"VLSI":[4],"manufacturing":[5],"technology":[6],"is":[7,31],"helping":[8],"in":[9],"integrating":[10],"more":[11,13,116],"and":[12,16,62],"processing":[14,61],"elements":[15],"memory":[17],"units":[18],"on":[19,56,80],"a":[20,25,53,70,94],"single":[21],"die":[22],"to":[23],"form":[24],"Multiprocessor":[26],"System-On-Chip":[27],"(MPSoC).":[28],"Network-on-Chip":[29],"(NoC)":[30],"adopted":[32],"as":[33],"communication":[34,63],"backbone":[35],"for":[36,77,122],"most":[37],"these":[39,47,60],"modern":[40],"day":[41],"multiprocessor":[42],"systems.":[43],"As":[44],"complexity":[45],"system":[48],"scales,":[49],"there":[50],"has":[51,90],"been":[52],"growing":[54],"concern":[55],"the":[57,87,119],"dependability":[58],"elements.":[64],"In":[65],"this":[66],"paper,":[67],"we":[68],"propose":[69],"centralized":[71,120],"hardware":[72],"fault-tolerant":[73,96,110],"network":[74],"interface":[75],"(NI)":[76],"NoCs":[78],"based":[79],"spatial":[81],"division":[82],"multiplexing.":[83],"Experiments":[84],"show":[85],"that":[86],"proposed":[88],"design":[89,97,121],"better":[91],"throughput":[92,117],"than":[93,118],"non":[95],"with":[98],"only":[99],"18%":[100],"area":[101,107],"overhead.":[102],"We":[103],"also":[104],"introduce":[105],"an":[106],"optimized":[108],"distributed":[109],"NI":[111],"architecture":[112],"which":[113],"provides":[114],"50%":[115],"high":[123],"fault":[124],"rates.":[125]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}