{"id":"https://openalex.org/W2156411658","doi":"https://doi.org/10.1109/recosoc.2012.6322880","title":"ENOSYS FP7 EU project: An integrated modeling and synthesis flow for embedded systems design","display_name":"ENOSYS FP7 EU project: An integrated modeling and synthesis flow for embedded systems design","publication_year":2012,"publication_date":"2012-07-01","ids":{"openalex":"https://openalex.org/W2156411658","doi":"https://doi.org/10.1109/recosoc.2012.6322880","mag":"2156411658"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2012.6322880","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2012.6322880","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Etienne Brosse","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090759","display_name":"Softeam Cadextan","ror":"https://ror.org/00awqjx60","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210090759"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Etienne Brosse","raw_affiliation_strings":["Softeam, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Softeam, France","institution_ids":["https://openalex.org/I4210090759"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057203753","display_name":"Imran Rafiq Quadri","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090759","display_name":"Softeam Cadextan","ror":"https://ror.org/00awqjx60","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210090759"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Imran R Quadri","raw_affiliation_strings":["Softeam, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Softeam, France","institution_ids":["https://openalex.org/I4210090759"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009448213","display_name":"Andrey Sadovykh","orcid":"https://orcid.org/0000-0003-2384-5447"},"institutions":[{"id":"https://openalex.org/I4210090759","display_name":"Softeam Cadextan","ror":"https://ror.org/00awqjx60","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210090759"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Andrey Sadovykh","raw_affiliation_strings":["Softeam, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Softeam, France","institution_ids":["https://openalex.org/I4210090759"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111919806","display_name":"Frank Ieromnimon","orcid":null},"institutions":[{"id":"https://openalex.org/I86100027","display_name":"Intracom Telecom (Greece)","ror":"https://ror.org/04npy5k94","country_code":"GR","type":"company","lineage":["https://openalex.org/I86100027"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Frank Ieromnimon","raw_affiliation_strings":["Intracom Telecom, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intracom Telecom, Greece","institution_ids":["https://openalex.org/I86100027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000505102","display_name":"Dimitrios Kritharidis","orcid":"https://orcid.org/0000-0002-1254-0018"},"institutions":[{"id":"https://openalex.org/I86100027","display_name":"Intracom Telecom (Greece)","ror":"https://ror.org/04npy5k94","country_code":"GR","type":"company","lineage":["https://openalex.org/I86100027"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Kritharidis","raw_affiliation_strings":["Intracom Telecom, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intracom Telecom, Greece","institution_ids":["https://openalex.org/I86100027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017544186","display_name":"Rafael Catrou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Rafael Catrou","raw_affiliation_strings":["Thales Communication and Security, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thales Communication and Security, France","institution_ids":["https://openalex.org/I4210140930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024876851","display_name":"Michel Sarlotte","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Michel Sarlotte","raw_affiliation_strings":["Thales Communication and Security, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thales Communication and Security, France","institution_ids":["https://openalex.org/I4210140930"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.17551316,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7086338996887207},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6845128536224365},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.616465151309967},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6062043309211731},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5438939929008484},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4902844727039337},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4787251651287079},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.4737311601638794},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44693031907081604},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.44110938906669617},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.43293556571006775},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4225218594074249},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21177223324775696},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19350075721740723},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17858681082725525}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7086338996887207},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6845128536224365},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.616465151309967},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6062043309211731},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5438939929008484},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4902844727039337},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4787251651287079},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.4737311601638794},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44693031907081604},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.44110938906669617},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.43293556571006775},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4225218594074249},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21177223324775696},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19350075721740723},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17858681082725525},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/recosoc.2012.6322880","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2012.6322880","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2037960874","https://openalex.org/W2091330445","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2111062328","https://openalex.org/W4313341326","https://openalex.org/W1973069902","https://openalex.org/W2029518208","https://openalex.org/W2142450926"],"abstract_inverted_index":{"The":[0,48],"ENOSYS":[1,93],"project,":[2],"funded":[3],"by":[4,15,30],"the":[5,10,22,25,84,89,92,96],"EC,":[6],"aims":[7],"to":[8,52],"shorten":[9],"time-to-market":[11],"of":[12,27,33,91,98],"high-performance":[13],"SoCs":[14],"providing":[16],"design":[17,23,45,85],"and":[18,24,44,76,95],"tool":[19],"flows":[20],"for":[21,56],"implementation":[26,57],"embedded":[28],"systems":[29],"seamless":[31],"integration":[32],"high-level":[34],"system":[35,74],"specifications,":[36],"software":[37],"code":[38,42],"generation,":[39],"hardware":[40],"synthesis,":[41],"optimization":[43],"space":[46],"exploration.":[47],"objective":[49],"here":[50],"is":[51],"automatically":[53],"generate":[54],"code,":[55],"in":[58,88],"execution":[59],"platforms":[60],"such":[61],"as":[62],"FPGAs,":[63],"from":[64],"validated":[65],"high":[66],"level":[67],"designs":[68],"incorporating":[69],"initial":[70],"end":[71],"user":[72],"requirements,":[73],"functional":[75],"non-functional":[77],"description,":[78],"platform":[79],"modelling.":[80],"This":[81],"paper":[82],"describes":[83],"flow":[86],"developed":[87],"context":[90],"project":[94],"results":[97],"a":[99],"first":[100],"industrial":[101,105],"evaluation":[102],"through":[103],"two":[104],"test":[106],"cases.":[107]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}