{"id":"https://openalex.org/W2161057695","doi":"https://doi.org/10.1109/recosoc.2012.6322876","title":"RIVER architecture: Reconfigurable flow and fabric for parallel stream processing on FPGAs","display_name":"RIVER architecture: Reconfigurable flow and fabric for parallel stream processing on FPGAs","publication_year":2012,"publication_date":"2012-07-01","ids":{"openalex":"https://openalex.org/W2161057695","doi":"https://doi.org/10.1109/recosoc.2012.6322876","mag":"2161057695"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2012.6322876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2012.6322876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080480883","display_name":"Dominic Hillenbrand","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Dominic Hillenbrand","raw_affiliation_strings":["Karlsruhe Institute of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034437555","display_name":"Christian Brugger","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Brugger","raw_affiliation_strings":["Karlsruhe Institute of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000963620","display_name":"Jie Tao","orcid":"https://orcid.org/0000-0002-8958-561X"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jie Tao","raw_affiliation_strings":["Karlsruhe Institute of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040350578","display_name":"Shufan Yang","orcid":"https://orcid.org/0000-0003-0531-2903"},"institutions":[{"id":"https://openalex.org/I138801177","display_name":"University of Ulster","ror":"https://ror.org/01yp9g959","country_code":"GB","type":"education","lineage":["https://openalex.org/I138801177"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Shufan Yang","raw_affiliation_strings":["Intelligent System Research Centre, University of Ulster, Londonderry, UK"],"affiliations":[{"raw_affiliation_string":"Intelligent System Research Centre, University of Ulster, Londonderry, UK","institution_ids":["https://openalex.org/I138801177"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113547242","display_name":"M. Balzer","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Matthias Balzer","raw_affiliation_strings":["Karlsruhe Institute of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology, Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5080480883"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":0.5801,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.69467866,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"50","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7987111806869507},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6419992446899414},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6154102087020874},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.575566828250885},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.5665041208267212},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5049658417701721},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4989626407623291},{"id":"https://openalex.org/keywords/cloud-computing","display_name":"Cloud computing","score":0.4398025572299957},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.417429655790329},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4132641553878784},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39883923530578613},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17474550008773804}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7987111806869507},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6419992446899414},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6154102087020874},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.575566828250885},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.5665041208267212},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5049658417701721},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4989626407623291},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.4398025572299957},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.417429655790329},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4132641553878784},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39883923530578613},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17474550008773804},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/recosoc.2012.6322876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2012.6322876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W44753358","https://openalex.org/W1581489278","https://openalex.org/W1968518918","https://openalex.org/W1978755929","https://openalex.org/W1988409166","https://openalex.org/W2014977632","https://openalex.org/W2017423657","https://openalex.org/W2052606916","https://openalex.org/W2054556956","https://openalex.org/W2055089363","https://openalex.org/W2057227026","https://openalex.org/W2062576330","https://openalex.org/W2068395868","https://openalex.org/W2080285119","https://openalex.org/W2097146793","https://openalex.org/W2104965606","https://openalex.org/W2108842775","https://openalex.org/W2111422492","https://openalex.org/W2114295495","https://openalex.org/W2118375115","https://openalex.org/W2121635307","https://openalex.org/W2127699991","https://openalex.org/W2145772876","https://openalex.org/W2147368830","https://openalex.org/W2168113051","https://openalex.org/W2169697875","https://openalex.org/W2180773256","https://openalex.org/W2615428366","https://openalex.org/W3142290142","https://openalex.org/W6634723209","https://openalex.org/W6677153472","https://openalex.org/W6791956034"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2091330445","https://openalex.org/W1854591799","https://openalex.org/W1528221867","https://openalex.org/W1969049073"],"abstract_inverted_index":{"The":[0,31],"RIVER":[1],"architecture":[2,18,117],"is":[3],"a":[4],"run-time":[5,59],"configurable":[6],"and":[7,28,74,88,107,122,142],"programmable":[8],"fabric":[9],"for":[10,71,102,120],"parallel":[11],"stream":[12],"processing":[13,34],"on":[14],"FPGAs.":[15],"RIVER's":[16],"memory":[17,151],"has":[19],"been":[20],"designed":[21],"to":[22,67,131,148],"support":[23,101],"non-trivial":[24,145],"data":[25,33],"flows":[26,87],"efficiently":[27],"in":[29,56],"real-time.":[30],"individual":[32],"cores":[35,54,65],"are":[36],"called":[37],"Dynamic":[38],"Streaming":[39],"Engines":[40],"(DSE).":[41],"Our":[42,112],"cloud":[43],"computing":[44],"supported":[45],"design":[46,79,86,90,109],"flow":[47,80],"generates":[48],"hundreds":[49],"of":[50],"thousands":[51],"different":[52],"DSE":[53,64],"ahead":[55],"time.":[57],"At":[58],"users":[60,82],"may":[61],"download":[62],"pre-synthesized":[63],"according":[66],"their":[68],"requirements":[69],"-":[70],"example":[72],"area":[73],"power":[75],"consumption.":[76],"Furthermore,":[77],"our":[78,116,149],"shields":[81],"from":[83],"traditional":[84],"HDL":[85],"tedious":[89],"optimizations.":[91],"However,":[92],"we":[93,137],"do":[94],"not":[95],"impede":[96],"architectural":[97],"changes":[98],"but":[99],"provide":[100],"them":[103],"through":[104],"custom":[105],"instructions":[106],"numerous":[108],"time":[110],"options.":[111],"results":[113],"suggest":[114],"that":[115],"performs":[118],"well":[119],"computational-":[121],"memory-intensive":[123],"kernels":[124],"such":[125],"as":[126],"2-dimensional":[127],"convolution.":[128],"By":[129],"comparison":[130],"recently":[132],"published,":[133],"highly":[134],"specialized":[135],"architectures":[136],"achieve":[138],"higher":[139],"clock":[140],"speeds":[141],"offer":[143],"additional,":[144],"features":[146],"thanks":[147],"sophisticated":[150],"architecture.":[152]},"counts_by_year":[{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}