{"id":"https://openalex.org/W2122763101","doi":"https://doi.org/10.1109/recosoc.2011.5981539","title":"Reconfigurable streaming processor core with interconnected floating-point arithmetic units for multicore adaptive signal processing systems","display_name":"Reconfigurable streaming processor core with interconnected floating-point arithmetic units for multicore adaptive signal processing systems","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W2122763101","doi":"https://doi.org/10.1109/recosoc.2011.5981539","mag":"2122763101"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2011.5981539","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2011.5981539","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058797993","display_name":"Faizal Arya Samman","orcid":"https://orcid.org/0000-0002-1985-5805"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Faizal A. Samman","raw_affiliation_strings":["FB Elektrotechnik und Informationstechnik Research Group on Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","Technische Universit\u00e4t Darmstadt, FB Elektrotechnik und Informationstechnik, Research Group on Microelectronic Systems, Merckstr. 25, 64283 Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"FB Elektrotechnik und Informationstechnik Research Group on Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Technische Universit\u00e4t Darmstadt, FB Elektrotechnik und Informationstechnik, Research Group on Microelectronic Systems, Merckstr. 25, 64283 Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068145332","display_name":"Pongyupinpanich Surapong","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Pongyupinpanich Surapong","raw_affiliation_strings":["FB Elektrotechnik und Informationstechnik Research Group on Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","Technische Universit\u00e4t Darmstadt, FB Elektrotechnik und Informationstechnik, Research Group on Microelectronic Systems, Merckstr. 25, 64283 Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"FB Elektrotechnik und Informationstechnik Research Group on Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Technische Universit\u00e4t Darmstadt, FB Elektrotechnik und Informationstechnik, Research Group on Microelectronic Systems, Merckstr. 25, 64283 Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002162776","display_name":"Manfred Glesner","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Manfred Glesner","raw_affiliation_strings":["FB Elektrotechnik und Informationstechnik Research Group on Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","Technische Universit\u00e4t Darmstadt, FB Elektrotechnik und Informationstechnik, Research Group on Microelectronic Systems, Merckstr. 25, 64283 Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"FB Elektrotechnik und Informationstechnik Research Group on Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Technische Universit\u00e4t Darmstadt, FB Elektrotechnik und Informationstechnik, Research Group on Microelectronic Systems, Merckstr. 25, 64283 Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5058797993"],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":0.7556,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.73962012,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"54","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7958801984786987},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7161592841148376},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6502503752708435},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.6009234189987183},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5417689681053162},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.5162496566772461},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4994785785675049},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.4820040762424469},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.43736934661865234},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.43170514702796936},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.41491901874542236},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3604087829589844},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35706624388694763},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.2758713364601135},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08302542567253113},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07937005162239075}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7958801984786987},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7161592841148376},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6502503752708435},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.6009234189987183},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5417689681053162},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.5162496566772461},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4994785785675049},{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.4820040762424469},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.43736934661865234},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.43170514702796936},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.41491901874542236},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3604087829589844},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35706624388694763},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2758713364601135},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08302542567253113},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07937005162239075}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/recosoc.2011.5981539","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2011.5981539","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.699999988079071}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307762","display_name":"International Business Machines Corporation","ror":"https://ror.org/05hh8d621"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1492221128","https://openalex.org/W1506598295","https://openalex.org/W1535810436","https://openalex.org/W1999542175","https://openalex.org/W2003677071","https://openalex.org/W2023126431","https://openalex.org/W2036252711","https://openalex.org/W2071180651","https://openalex.org/W2082650754","https://openalex.org/W2096791438","https://openalex.org/W2102071889","https://openalex.org/W2104526399","https://openalex.org/W2107076945","https://openalex.org/W2108258190","https://openalex.org/W2115452265","https://openalex.org/W2121406925","https://openalex.org/W2134698712","https://openalex.org/W2152896662","https://openalex.org/W2155385791","https://openalex.org/W2155503253","https://openalex.org/W2204310803","https://openalex.org/W2207050309","https://openalex.org/W2487941558","https://openalex.org/W2767787240","https://openalex.org/W2979730858","https://openalex.org/W6632223199","https://openalex.org/W6678335759"],"related_works":["https://openalex.org/W2797902698","https://openalex.org/W2596474508","https://openalex.org/W2363539709","https://openalex.org/W1516141068","https://openalex.org/W2585218747","https://openalex.org/W3215589575","https://openalex.org/W2787228821","https://openalex.org/W2888097634","https://openalex.org/W2543696692","https://openalex.org/W1996200942"],"abstract_inverted_index":{"A":[0],"reconfigurable":[1],"and":[2,89],"programmable":[3],"streaming":[4,24,56,74,94,106],"processor":[5,25,75,95,102,107],"core":[6],"complemented":[7],"with":[8,54],"interconnected":[9],"arithmetic":[10,52],"units":[11],"for":[12,78],"the":[13,40,93],"acceleration":[14],"of":[15,42],"floating-point":[16,51,59],"operations":[17,60],"is":[18,76],"presented":[19],"in":[20,44,64,68,103],"this":[21],"paper.":[22],"The":[23,73],"can":[26,61],"be":[27,62,97],"easily":[28],"reconfigured":[29],"to":[30],"perform":[31],"a":[32,45,69,79,100,104],"complex":[33],"scientific":[34,71,91],"algorithm":[35],"or":[36],"computations":[37],"by":[38],"changing":[39],"set":[41],"instructions":[43],"central":[46],"control":[47],"unit.":[48],"By":[49],"using":[50],"unit":[53],"pipeline":[55],"data":[57],"flow,":[58],"performed":[63],"each":[65],"cycle":[66],"resulting":[67],"high-performance":[70,80],"computations.":[72],"dedicated":[77],"adaptive":[81],"signal":[82],"processing":[83],"applications.":[84],"For":[85],"higher":[86],"performance,":[87],"reliability":[88],"fault-tolerance":[90],"computations,":[92],"would":[96],"designed":[98],"as":[99],"tile":[101],"multicore":[105],"system.":[108]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}