{"id":"https://openalex.org/W2067779640","doi":"https://doi.org/10.1109/recosoc.2011.5981516","title":"An approach for power and performance evaluation of reconfigurable SoC at mixed abstraction levels","display_name":"An approach for power and performance evaluation of reconfigurable SoC at mixed abstraction levels","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W2067779640","doi":"https://doi.org/10.1109/recosoc.2011.5981516","mag":"2067779640"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2011.5981516","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2011.5981516","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073715967","display_name":"Matthias Kuehnle","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Matthias Kuehnle","raw_affiliation_strings":["Institute of Information Processing Technology Karlsruhe Institute of Technology, Karlsruhe, Germany","[Institute of Information Processing Technology, Karlsruhe Institute of Technology, Karlsruhe, Germany]"],"affiliations":[{"raw_affiliation_string":"Institute of Information Processing Technology Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"[Institute of Information Processing Technology, Karlsruhe Institute of Technology, Karlsruhe, Germany]","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081680179","display_name":"Alisson V. Brito","orcid":"https://orcid.org/0000-0001-5215-443X"},"institutions":[{"id":"https://openalex.org/I169045520","display_name":"Universidade Federal da Para\u00edba","ror":"https://ror.org/00p9vpz11","country_code":"BR","type":"education","lineage":["https://openalex.org/I169045520"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Alisson Brito","raw_affiliation_strings":["Departamento de Ciencias Exatas Universidade Federal da Paraiba, Joao Pessoa, Brazil"],"affiliations":[{"raw_affiliation_string":"Departamento de Ciencias Exatas Universidade Federal da Paraiba, Joao Pessoa, Brazil","institution_ids":["https://openalex.org/I169045520"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044354017","display_name":"Christoph R\u00f6th","orcid":"https://orcid.org/0000-0002-4507-7437"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christoph Roth","raw_affiliation_strings":["Institute of Information Processing Technology Karlsruhe Institute of Technology, Karlsruhe, Germany","[Institute of Information Processing Technology, Karlsruhe Institute of Technology, Karlsruhe, Germany]"],"affiliations":[{"raw_affiliation_string":"Institute of Information Processing Technology Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"[Institute of Information Processing Technology, Karlsruhe Institute of Technology, Karlsruhe, Germany]","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011793543","display_name":"Matthias Kruesselin","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Matthias Kruesselin","raw_affiliation_strings":["Institute of Information Processing Technology Karlsruhe Institute of Technology, Karlsruhe, Germany","[Institute of Information Processing Technology, Karlsruhe Institute of Technology, Karlsruhe, Germany]"],"affiliations":[{"raw_affiliation_string":"Institute of Information Processing Technology Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"[Institute of Information Processing Technology, Karlsruhe Institute of Technology, Karlsruhe, Germany]","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Juergen Becker","raw_affiliation_strings":["Institute of Information Processing Technology Karlsruhe Institute of Technology, Karlsruhe, Germany","[Institute of Information Processing Technology, Karlsruhe Institute of Technology, Karlsruhe, Germany]"],"affiliations":[{"raw_affiliation_string":"Institute of Information Processing Technology Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"[Institute of Information Processing Technology, Karlsruhe Institute of Technology, Karlsruhe, Germany]","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5073715967"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11749547,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9770337343215942},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.764230489730835},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7632656693458557},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.686386227607727},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6655268669128418},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.632340669631958},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.5268669724464417},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49828243255615234},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4950212836265564},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4707986116409302},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.45218461751937866},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.312943696975708},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12742117047309875},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09346264600753784}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9770337343215942},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.764230489730835},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7632656693458557},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.686386227607727},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6655268669128418},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.632340669631958},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.5268669724464417},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49828243255615234},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4950212836265564},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4707986116409302},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.45218461751937866},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.312943696975708},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12742117047309875},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09346264600753784},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/recosoc.2011.5981516","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2011.5981516","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1532503506","https://openalex.org/W1549942588","https://openalex.org/W1917298498","https://openalex.org/W1971547340","https://openalex.org/W2072700378","https://openalex.org/W2077331418","https://openalex.org/W2096001533","https://openalex.org/W2109697164","https://openalex.org/W2117572946","https://openalex.org/W2127483785","https://openalex.org/W2128942741","https://openalex.org/W2160197352","https://openalex.org/W2161042344","https://openalex.org/W2161577181","https://openalex.org/W2163702774","https://openalex.org/W2170029576","https://openalex.org/W2170601702","https://openalex.org/W2331265657","https://openalex.org/W2538018278","https://openalex.org/W2981993860","https://openalex.org/W3142659597","https://openalex.org/W3142893674","https://openalex.org/W3144225254","https://openalex.org/W3148717140","https://openalex.org/W6701959508"],"related_works":["https://openalex.org/W1581055755","https://openalex.org/W2102117846","https://openalex.org/W2132074508","https://openalex.org/W4256613086","https://openalex.org/W2149449165","https://openalex.org/W2547475129","https://openalex.org/W3093782403","https://openalex.org/W2362654847","https://openalex.org/W2119788505","https://openalex.org/W4238487776"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"an":[3],"analysis":[4,34,42],"environment":[5],"for":[6],"power":[7,28,33,100],"and":[8,67,69,95],"performance":[9],"estimation":[10,101],"of":[11,27],"Reconfigurable":[12],"SoCs,":[13],"modelled":[14],"at":[15],"mixed":[16],"abstraction":[17],"level.":[18],"A":[19,39],"monitoring":[20],"strategy":[21],"is":[22],"integrated,":[23],"that":[24,79],"uses":[25],"back-annotation":[26],"characteristics":[29],"to":[30,52],"allow":[31],"system":[32],"in":[35,71],"a":[36,58,72,96],"SystemC":[37,54,66,80],"simulator.":[38],"post":[40],"simulation":[41,55],"tool,":[43],"which":[44],"contains":[45],"technology":[46],"dependent":[47,99],"libraries,":[48],"has":[49],"been":[50],"implemented":[51,64],"evaluate":[53],"results.":[56],"As":[57],"case":[59],"study,":[60],"Ogg":[61],"Vorbis":[62],"was":[63],"on":[65],"VHDL":[68,88],"configured":[70],"VirtexII":[73],"Pro":[74],"XC2VP30":[75],"FPGA.":[76],"Results":[77],"demonstrate":[78],"simulations":[81],"run":[82],"28":[83],"times":[84],"faster":[85],"than":[86],"its":[87],"counterpart":[89],"though":[90],"providing":[91],"cycle":[92],"accurate":[93],"modules":[94],"high":[97],"data":[98],"accuracy.":[102]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}