{"id":"https://openalex.org/W2134750883","doi":"https://doi.org/10.1109/recosoc.2011.5981507","title":"A reconfigurable fabric supporting full C/C++ input","display_name":"A reconfigurable fabric supporting full C/C++ input","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W2134750883","doi":"https://doi.org/10.1109/recosoc.2011.5981507","mag":"2134750883"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2011.5981507","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2011.5981507","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002627770","display_name":"Alexandre A. Junqueira","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Alexandre A. Junqueira","raw_affiliation_strings":["II-Instituto de Inform\u00e1tica, UFRGS Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","II - Instituto de Inform\u00e1tica, UFRGS - Universidade Federal do Rio Grande do Sul, Porto Alegre/RS - Brazil"],"affiliations":[{"raw_affiliation_string":"II-Instituto de Inform\u00e1tica, UFRGS Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"II - Instituto de Inform\u00e1tica, UFRGS - Universidade Federal do Rio Grande do Sul, Porto Alegre/RS - Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057716015","display_name":"Mateus Beck Rutzig","orcid":"https://orcid.org/0000-0002-2836-2009"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Mateus B. Rutzig","raw_affiliation_strings":["II-Instituto de Inform\u00e1tica, UFRGS Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","II - Instituto de Inform\u00e1tica, UFRGS - Universidade Federal do Rio Grande do Sul, Porto Alegre/RS - Brazil"],"affiliations":[{"raw_affiliation_string":"II-Instituto de Inform\u00e1tica, UFRGS Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"II - Instituto de Inform\u00e1tica, UFRGS - Universidade Federal do Rio Grande do Sul, Porto Alegre/RS - Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062060902","display_name":"F\u00e1bio Pires Itturriet","orcid":"https://orcid.org/0000-0003-3140-2259"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fabio P. Itturriet","raw_affiliation_strings":["II-Instituto de Inform\u00e1tica, UFRGS Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","II - Instituto de Inform\u00e1tica, UFRGS - Universidade Federal do Rio Grande do Sul, Porto Alegre/RS - Brazil"],"affiliations":[{"raw_affiliation_string":"II-Instituto de Inform\u00e1tica, UFRGS Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"II - Instituto de Inform\u00e1tica, UFRGS - Universidade Federal do Rio Grande do Sul, Porto Alegre/RS - Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055440804","display_name":"Jo\u00e3o V\u00edctor Portal","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Joao Victor Portal","raw_affiliation_strings":["II-Instituto de Inform\u00e1tica, UFRGS Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","II - Instituto de Inform\u00e1tica, UFRGS - Universidade Federal do Rio Grande do Sul, Porto Alegre/RS - Brazil"],"affiliations":[{"raw_affiliation_string":"II-Instituto de Inform\u00e1tica, UFRGS Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"II - Instituto de Inform\u00e1tica, UFRGS - Universidade Federal do Rio Grande do Sul, Porto Alegre/RS - Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062358729","display_name":"Luigi Carro","orcid":"https://orcid.org/0000-0002-7402-4780"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luigi Carro","raw_affiliation_strings":["II-Instituto de Inform\u00e1tica, UFRGS Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","II - Instituto de Inform\u00e1tica, UFRGS - Universidade Federal do Rio Grande do Sul, Porto Alegre/RS - Brazil"],"affiliations":[{"raw_affiliation_string":"II-Instituto de Inform\u00e1tica, UFRGS Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"II - Instituto de Inform\u00e1tica, UFRGS - Universidade Federal do Rio Grande do Sul, Porto Alegre/RS - Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5002627770"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.2519,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58394579,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"17","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8273720741271973},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5347349643707275},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5132565498352051},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5082659125328064},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4705303907394409},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44234830141067505},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.4393714666366577},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4379441738128662},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.43439146876335144},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38800349831581116},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3323245942592621}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8273720741271973},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5347349643707275},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5132565498352051},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5082659125328064},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4705303907394409},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44234830141067505},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.4393714666366577},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4379441738128662},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.43439146876335144},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38800349831581116},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3323245942592621}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/recosoc.2011.5981507","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2011.5981507","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1974169079","https://openalex.org/W2090068045","https://openalex.org/W2100297674","https://openalex.org/W2104946675","https://openalex.org/W2122992089","https://openalex.org/W2124618076","https://openalex.org/W2127699991","https://openalex.org/W2146188244","https://openalex.org/W2150007533","https://openalex.org/W2153402554","https://openalex.org/W2163916557","https://openalex.org/W2166191555","https://openalex.org/W2170931787","https://openalex.org/W2293877842","https://openalex.org/W2544732887","https://openalex.org/W3143533263","https://openalex.org/W3148466761","https://openalex.org/W4244452576","https://openalex.org/W4248500376","https://openalex.org/W6682873532"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2075214143","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2148697719","https://openalex.org/W2111408175"],"abstract_inverted_index":{"Reconfigurable":[0],"architectures":[1],"have":[2],"been":[3],"widespread":[4],"used":[5],"to":[6,50,59,70,88,139],"improve":[7],"the":[8,61,75,77,80,84,91,97,103,126,140],"performance":[9,160],"of":[10,16,79,128],"embedded":[11,104,117],"applications.":[12],"As":[13],"most":[14],"applications":[15,118],"this":[17,107],"domain":[18],"(e.g.":[19,31,55],"video":[20],"and":[21,57,156,161],"audio":[22],"standards)":[23],"are":[24],"traditionally":[25],"specified":[26],"in":[27,119],"high-level":[28],"programming":[29,53,81],"languages":[30,54],"C/C++,":[32],"Java,":[33],"etc),":[34],"their":[35],"optimization":[36],"process":[37,69],"through":[38],"a":[39,44,120,129,153,165],"hardware":[40,133],"accelerator":[41],"relies":[42],"on":[43],"source":[45,137],"code":[46,138],"translation":[47,132],"from":[48],"high-":[49],"low-":[51],"level":[52,78],"VHDL":[56],"Verilog)":[58],"program":[60],"reconfigurable":[62,113,141],"fabric.":[63],"However,":[64],"there":[65],"is":[66,87],"no":[67],"automatic":[68],"perform":[71],"such":[72],"translation.":[73],"Moreover,":[74],"lower":[76],"language":[82],"is,":[83],"harder":[85],"it":[86],"manually":[89],"specify":[90],"algorithm,":[92],"which":[93],"can":[94],"greatly":[95],"affect":[96],"hard":[98],"time-to":[99],"market":[100],"imposed":[101],"by":[102],"market.":[105],"In":[106],"paper,":[108],"we":[109],"present":[110],"an":[111],"easy-programmed":[112],"fabric":[114,142],"that":[115,134],"accelerates":[116],"total":[121],"transparent":[122],"fashion.":[123],"We":[124],"propose":[125],"use":[127],"run-time":[130],"binary":[131],"translates":[135],"C/C++":[136],"code,":[143],"without":[144],"human":[145],"intervention.":[146],"Experimental":[147],"results":[148],"show":[149],"great":[150],"speedups":[151],"w.r.t.":[152,164],"general-purpose":[154],"processor":[155],"advantageous":[157],"tradeoff":[158],"between":[159],"software":[162],"productivity":[163],"traditional":[166],"FPGA.":[167]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}