{"id":"https://openalex.org/W2018078084","doi":"https://doi.org/10.1109/recosoc.2011.5981498","title":"HeMPS-S: A homogeneous NoC-based MPSoCs framework prototyped in FPGAs","display_name":"HeMPS-S: A homogeneous NoC-based MPSoCs framework prototyped in FPGAs","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W2018078084","doi":"https://doi.org/10.1109/recosoc.2011.5981498","mag":"2018078084"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2011.5981498","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2011.5981498","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051866145","display_name":"Eduardo W\u00e4chter","orcid":"https://orcid.org/0000-0002-4014-5891"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Eduardo Weber Wachter","raw_affiliation_strings":["FACIN, PUCRS, Porto Alegre, Brazil","[PUCRS - FACIN - Av. Ipiranga 6681 - Porto Alegre - 90619-900 - Brazil]"],"affiliations":[{"raw_affiliation_string":"FACIN, PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"[PUCRS - FACIN - Av. Ipiranga 6681 - Porto Alegre - 90619-900 - Brazil]","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056708345","display_name":"Adelcio Biazi","orcid":null},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Adelcio Biazi","raw_affiliation_strings":["FACIN, PUCRS, Porto Alegre, Brazil","[PUCRS - FACIN - Av. Ipiranga 6681 - Porto Alegre - 90619-900 - Brazil]"],"affiliations":[{"raw_affiliation_string":"FACIN, PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"[PUCRS - FACIN - Av. Ipiranga 6681 - Porto Alegre - 90619-900 - Brazil]","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025418231","display_name":"Fernando Moraes","orcid":"https://orcid.org/0000-0001-6126-6847"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernando G. Moraes","raw_affiliation_strings":["FACIN, PUCRS, Porto Alegre, Brazil","[PUCRS - FACIN - Av. Ipiranga 6681 - Porto Alegre - 90619-900 - Brazil]"],"affiliations":[{"raw_affiliation_string":"FACIN, PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"[PUCRS - FACIN - Av. Ipiranga 6681 - Porto Alegre - 90619-900 - Brazil]","institution_ids":["https://openalex.org/I45643870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5051866145"],"corresponding_institution_ids":["https://openalex.org/I45643870"],"apc_list":null,"apc_paid":null,"fwci":2.8006,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.90535182,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9526024460792542},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7460293173789978},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7242105603218079},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6042643785476685},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5965338945388794},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5887600183486938},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.53304523229599},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5245190858840942},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5083758234977722},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49291419982910156},{"id":"https://openalex.org/keywords/microkernel","display_name":"Microkernel","score":0.443717896938324},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.42217332124710083},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.21920183300971985},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1993890106678009}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9526024460792542},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7460293173789978},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7242105603218079},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6042643785476685},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5965338945388794},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5887600183486938},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.53304523229599},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5245190858840942},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5083758234977722},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49291419982910156},{"id":"https://openalex.org/C2777127024","wikidata":"https://www.wikidata.org/wiki/Q726378","display_name":"Microkernel","level":2,"score":0.443717896938324},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.42217332124710083},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21920183300971985},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1993890106678009},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/recosoc.2011.5981498","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2011.5981498","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5600000023841858}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"},{"id":"https://openalex.org/F4320322502","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado do Rio Grande do Sul","ror":"https://ror.org/05k49za97"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2020680116","https://openalex.org/W2113302371","https://openalex.org/W2124204515","https://openalex.org/W2149243993","https://openalex.org/W2152099665","https://openalex.org/W2158340455","https://openalex.org/W2159747318","https://openalex.org/W2161818018","https://openalex.org/W2539868067","https://openalex.org/W3140341675","https://openalex.org/W4237972311","https://openalex.org/W6728929836"],"related_works":["https://openalex.org/W1934552808","https://openalex.org/W2587830891","https://openalex.org/W2119904701","https://openalex.org/W4234221021","https://openalex.org/W3198758847","https://openalex.org/W4230458348","https://openalex.org/W2059569687","https://openalex.org/W2533063779","https://openalex.org/W2124403023","https://openalex.org/W1970446888"],"abstract_inverted_index":{"Current":[0],"chip":[1],"transistor":[2],"density":[3],"enables":[4],"the":[5,23,79,88,106,114],"design":[6,29,39],"of":[7,58,116],"multiprocessor":[8],"systems-on-chip":[9],"(MPSoCs).":[10],"MPSoCs":[11,52],"are":[12,53],"an":[13,64],"alternative":[14],"to":[15,34,41,50,62,104],"create":[16],"complex":[17],"computational":[18],"systems":[19],"because":[20],"they":[21],"reduce":[22],"cost,":[24],"area,":[25],"power":[26],"dissipation":[27],"and":[28,37,48,97,99,109],"time":[30],"per":[31],"chip.":[32],"Due":[33],"their":[35],"complexity":[36],"huge":[38],"space":[40],"explore":[42],"for":[43,68],"such":[44],"systems,":[45],"CAD":[46,102],"tools":[47],"frameworks":[49],"customize":[51],"mandatory.":[54],"The":[55],"main":[56],"goal":[57],"this":[59],"paper":[60],"is":[61,76],"present":[63,85],"open":[65],"source":[66],"platform":[67,89],"MPSoC":[69,80],"development,":[70],"named":[71],"HeMPS":[72],"Station":[73],"(HeMPS-S).":[74],"HeMPS-S":[75],"derived":[77],"from":[78],"HeMPS.":[81],"HeMPS-S,":[82],"in":[83,121],"its":[84],"state,":[86],"includes":[87],"(NoC,":[90],"processors,":[91],"DMA,":[92],"NI),":[93],"embedded":[94],"software":[95],"(microkernel":[96],"applications)":[98],"a":[100,117],"dedicated":[101],"tool":[103],"generate":[105],"required":[107],"binaries":[108],"perform":[110],"debugging.":[111],"Experiments":[112],"show":[113],"execution":[115],"real":[118],"application":[119],"running":[120],"HeMPS-S.":[122]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
