{"id":"https://openalex.org/W1975701649","doi":"https://doi.org/10.1109/recosoc.2011.5981495","title":"FPGA physical-design automation using Model-Driven Engineering","display_name":"FPGA physical-design automation using Model-Driven Engineering","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W1975701649","doi":"https://doi.org/10.1109/recosoc.2011.5981495","mag":"1975701649"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2011.5981495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2011.5981495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062908084","display_name":"Ciprian Teodorov","orcid":"https://orcid.org/0000-0002-0722-5857"},"institutions":[{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210145102","https://openalex.org/I4210159245","https://openalex.org/I4412460332"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Ciprian Teodorov","raw_affiliation_strings":["Lab-STICC MOCS, CNRS UMR 3192, Université de Bretagne Occidentale, Brest, France"],"affiliations":[{"raw_affiliation_string":"Lab-STICC MOCS, CNRS UMR 3192, Université de Bretagne Occidentale, Brest, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I161929037","https://openalex.org/I4210123702"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054948693","display_name":"Damien Picard","orcid":null},"institutions":[{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I126425946","display_name":"Universit\u00e9 Europ\u00e9enne de Bretagne","ror":"https://ror.org/033c46s90","country_code":"FR","type":"education","lineage":["https://openalex.org/I126425946"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Damien Picard","raw_affiliation_strings":["LISyC, UBO, Université Europeenne de Bretagne, Brest, France"],"affiliations":[{"raw_affiliation_string":"LISyC, UBO, Université Europeenne de Bretagne, Brest, France","institution_ids":["https://openalex.org/I126425946","https://openalex.org/I161929037"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061188155","display_name":"Lo\u00efc Lagadec","orcid":"https://orcid.org/0000-0003-3778-3144"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210145102","https://openalex.org/I4210159245","https://openalex.org/I4412460332"]},{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lo\u00efc Lagadec","raw_affiliation_strings":["Lab-STICC MOCS, CNRS UMR 3192, Université de Bretagne Occidentale, Brest, France"],"affiliations":[{"raw_affiliation_string":"Lab-STICC MOCS, CNRS UMR 3192, Université de Bretagne Occidentale, Brest, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I161929037","https://openalex.org/I4210123702"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5062908084"],"corresponding_institution_ids":["https://openalex.org/I4210123702","https://openalex.org/I1294671590","https://openalex.org/I161929037"],"apc_list":null,"apc_paid":null,"fwci":1.55772089,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.83868472,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7283552289009094},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.7200038433074951},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.689911425113678},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6881494522094727},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6818507313728333},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.657389760017395},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5750092267990112},{"id":"https://openalex.org/keywords/model-driven-architecture","display_name":"Model-driven architecture","score":0.5234348773956299},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4668026268482208},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44096291065216064},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43873071670532227},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4323718547821045},{"id":"https://openalex.org/keywords/engineering-design-process","display_name":"Engineering design process","score":0.42846250534057617},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40319159626960754},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3168215751647949},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.2453990876674652},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2036069929599762},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14037439227104187},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0950956642627716}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7283552289009094},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.7200038433074951},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.689911425113678},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6881494522094727},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6818507313728333},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.657389760017395},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5750092267990112},{"id":"https://openalex.org/C509989072","wikidata":"https://www.wikidata.org/wiki/Q15188241","display_name":"Model-driven architecture","level":4,"score":0.5234348773956299},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4668026268482208},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44096291065216064},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43873071670532227},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4323718547821045},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.42846250534057617},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40319159626960754},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3168215751647949},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.2453990876674652},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2036069929599762},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14037439227104187},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0950956642627716},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/recosoc.2011.5981495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2011.5981495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1505088841","https://openalex.org/W1522224264","https://openalex.org/W1523051745","https://openalex.org/W1593625959","https://openalex.org/W1605631627","https://openalex.org/W1965979806","https://openalex.org/W1967180584","https://openalex.org/W1975554827","https://openalex.org/W1984588379","https://openalex.org/W1999938868","https://openalex.org/W2024060531","https://openalex.org/W2026586559","https://openalex.org/W2066521614","https://openalex.org/W2103942479","https://openalex.org/W2104451751","https://openalex.org/W2105011467","https://openalex.org/W2113101444","https://openalex.org/W2119702918","https://openalex.org/W2135253840","https://openalex.org/W2138464849","https://openalex.org/W2151807819","https://openalex.org/W2163640861","https://openalex.org/W2275304190","https://openalex.org/W2291241510","https://openalex.org/W2998418783","https://openalex.org/W4206262605","https://openalex.org/W4255281607","https://openalex.org/W6631500288","https://openalex.org/W6680429920","https://openalex.org/W6696199315"],"related_works":["https://openalex.org/W2743305891","https://openalex.org/W2535520145","https://openalex.org/W2051886008","https://openalex.org/W1716153929","https://openalex.org/W3042858012","https://openalex.org/W4247760676","https://openalex.org/W3205162826","https://openalex.org/W3199828306","https://openalex.org/W1999810416","https://openalex.org/W1975701649"],"abstract_inverted_index":{"The":[0,21,113],"physical":[1,16,83,111,130],"design":[2,65,131,150],"automation":[3,66,132],"is":[4,47,54,119],"a":[5,35,87,95],"difficult":[6],"problem":[7],"due":[8],"to":[9,18,27,80,120],"the":[10,29,59,63,69,77,82,103,107,110,122,125,129,144],"huge":[11],"number":[12],"of":[13,31,62,109,116,124,143],"devices,":[14],"and":[15,42,134],"constraints":[17],"be":[19],"met.":[20],"Model-Driven":[22],"Engineering":[23],"(MDE)":[24],"approach":[25,46,79,127],"aims":[26],"tackle":[28],"complexity":[30],"software":[32],"development":[33],"using":[34],"high":[36],"level":[37],"method":[38],"based":[39,156],"on":[40,58,90,157],"models":[41],"transformations.":[43],"While":[44],"this":[45,73,117,138],"used":[48],"for":[49,97,128],"High-Level":[50],"circuit":[51,64],"synthesis":[52,84],"there":[53],"no":[55],"work":[56,118],"reported":[57],"lower":[60],"part":[61],"flow,":[67],"namely":[68],"physical-design":[70],"automation.":[71],"In":[72],"work,":[74],"we":[75,135],"use":[76],"MDE":[78,126],"model":[81,96],"process":[85],"with":[86,102],"focus":[88],"mainly":[89],"reconfigurable":[91],"architectures.":[92],"We":[93],"present":[94],"island":[98],"style":[99],"FPGAs":[100],"along":[101],"transformations":[104],"needed":[105],"in":[106],"case":[108],"synthesis.":[112],"main":[114],"result":[115],"show":[121],"feasibility":[123],"problem,":[133],"argue":[136],"that":[137,152],"methodology":[139],"enables":[140,153],"orthogonal":[141],"composition":[142],"architecture":[145],"/":[146,148],"algorithms":[147],"application":[149],"space,":[151],"incremental":[154],"exploration":[155],"quantitative":[158],"evaluations.":[159]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}