{"id":"https://openalex.org/W2094999669","doi":"https://doi.org/10.1109/recosoc.2011.5981494","title":"FPGA SDK for nanoscale architectures","display_name":"FPGA SDK for nanoscale architectures","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W2094999669","doi":"https://doi.org/10.1109/recosoc.2011.5981494","mag":"2094999669"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2011.5981494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2011.5981494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062908084","display_name":"Ciprian Teodorov","orcid":"https://orcid.org/0000-0002-0722-5857"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210145102","https://openalex.org/I4210159245","https://openalex.org/I4412460332"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Ciprian Teodorov","raw_affiliation_strings":["Lab-STICC MOCS, CNRS UMR 3192, Université de Bretagne Occidentale, Brest, France"],"affiliations":[{"raw_affiliation_string":"Lab-STICC MOCS, CNRS UMR 3192, Université de Bretagne Occidentale, Brest, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I161929037","https://openalex.org/I4210123702"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061188155","display_name":"Lo\u00efc Lagadec","orcid":"https://orcid.org/0000-0003-3778-3144"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210145102","https://openalex.org/I4210159245","https://openalex.org/I4412460332"]},{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lo\u00efc Lagadec","raw_affiliation_strings":["Lab-STICC MOCS, CNRS UMR 3192, Université de Bretagne Occidentale, Brest, France"],"affiliations":[{"raw_affiliation_string":"Lab-STICC MOCS, CNRS UMR 3192, Université de Bretagne Occidentale, Brest, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I161929037","https://openalex.org/I4210123702"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062908084"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I161929037","https://openalex.org/I4210123702"],"apc_list":null,"apc_paid":null,"fwci":0.5403,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71530724,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.781172513961792},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7706020474433899},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.667921245098114},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6183830499649048},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5804098844528198},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.535894513130188},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5275188088417053},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.355283260345459},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32365602254867554}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.781172513961792},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7706020474433899},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.667921245098114},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6183830499649048},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5804098844528198},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.535894513130188},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5275188088417053},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.355283260345459},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32365602254867554},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/recosoc.2011.5981494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2011.5981494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00598837v1","is_oa":false,"landing_page_url":"https://hal.univ-brest.fr/hal-00598837","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"RECOSOC, Jun 2011, Montpellier, France. pp.1-8","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1523051745","https://openalex.org/W1527470976","https://openalex.org/W1653700359","https://openalex.org/W1975554827","https://openalex.org/W2005360891","https://openalex.org/W2084664860","https://openalex.org/W2089853865","https://openalex.org/W2108030226","https://openalex.org/W2111173832","https://openalex.org/W2120000030","https://openalex.org/W2128181612","https://openalex.org/W2128688005","https://openalex.org/W2133429425","https://openalex.org/W2137249916","https://openalex.org/W2139637699","https://openalex.org/W2146235051","https://openalex.org/W2148710261","https://openalex.org/W2160587268","https://openalex.org/W2162045553","https://openalex.org/W2163640861","https://openalex.org/W2166897304","https://openalex.org/W2275304190","https://openalex.org/W6630623413","https://openalex.org/W6631543704"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2111062328","https://openalex.org/W4313341326","https://openalex.org/W2048887547","https://openalex.org/W2108386578","https://openalex.org/W2075808029","https://openalex.org/W2125836519","https://openalex.org/W1572417577"],"abstract_inverted_index":{"As":[0],"CMOS":[1],"technology":[2],"approaches":[3],"its":[4,67],"physical":[5],"limits":[6],"several":[7],"emerging":[8],"technologies":[9],"are":[10,29],"investigated":[11],"to":[12,41,81],"find":[13],"the":[14,18,74],"right":[15],"replacement":[16],"for":[17,45],"future":[19],"computing":[20,62],"systems.":[21],"A":[22],"number":[23],"of":[24],"different":[25],"fabrics":[26],"and":[27,70],"architectures":[28,84],"currently":[30],"under":[31],"investigation.":[32],"Unfortunately,":[33],"at":[34],"this":[35,77],"time,":[36],"no":[37,51],"unified":[38],"modeling":[39],"exists":[40],"offer":[42],"sound":[43],"support":[44,95],"algorithmic":[46],"design":[47],"space":[48],"exploration,":[49],"with":[50,66],"compromise":[52],"on":[53],"device":[54],"feasibility.":[55],"This":[56],"work":[57],"presents":[58],"a":[59,88],"NASIC-compliant":[60],"application-specific":[61],"architecture":[63,78],"template":[64],"along":[65],"performance":[68],"models":[69],"optimization":[71],"policies.":[72],"From":[73],"tool-flow":[75],"perspective,":[76],"is":[79],"similar":[80],"antifuse":[82],"configurable":[83],"hence":[85],"we":[86],"propose":[87],"FPGA":[89],"SDK":[90],"based":[91],"programming":[92],"environment":[93],"that":[94],"domain-space":[96],"exploration.":[97]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}