{"id":"https://openalex.org/W3006506870","doi":"https://doi.org/10.1109/reconfig48160.2019.8994814","title":"Reconfigurable Real-Time Video Pipelines on SRAM-based FPGAs","display_name":"Reconfigurable Real-Time Video Pipelines on SRAM-based FPGAs","publication_year":2019,"publication_date":"2019-12-01","ids":{"openalex":"https://openalex.org/W3006506870","doi":"https://doi.org/10.1109/reconfig48160.2019.8994814","mag":"3006506870"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig48160.2019.8994814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig48160.2019.8994814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033446297","display_name":"Andrew Elbert Wilson","orcid":"https://orcid.org/0000-0003-3421-5766"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Andrew E. Wilson","raw_affiliation_strings":["NSF Center for Space, High-performance, and Resilient Computing (SHREC), Brigham Young University,Provo,Utah,USA","NSF Center for Space, High-performance, and Resilient Computing (SHREC), Brigham Young University, Provo, Utah, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center for Space, High-performance, and Resilient Computing (SHREC), Brigham Young University,Provo,Utah,USA","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"NSF Center for Space, High-performance, and Resilient Computing (SHREC), Brigham Young University, Provo, Utah, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041342112","display_name":"Michael Wirthlin","orcid":"https://orcid.org/0000-0003-0328-6713"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Wirthlin","raw_affiliation_strings":["NSF Center for Space, High-performance, and Resilient Computing (SHREC), Brigham Young University,Provo,Utah,USA","NSF Center for Space, High-performance, and Resilient Computing (SHREC), Brigham Young University, Provo, Utah, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center for Space, High-performance, and Resilient Computing (SHREC), Brigham Young University,Provo,Utah,USA","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"NSF Center for Space, High-performance, and Resilient Computing (SHREC), Brigham Young University, Provo, Utah, USA","institution_ids":["https://openalex.org/I100005738"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5033446297"],"corresponding_institution_ids":["https://openalex.org/I100005738"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.2087138,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8274925947189331},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7880863547325134},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7127182483673096},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6071191430091858},{"id":"https://openalex.org/keywords/video-processing","display_name":"Video processing","score":0.6002680063247681},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.48777323961257935},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4638879895210266},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.427789568901062},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.42279016971588135},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.41389307379722595},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.395053505897522},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3786587715148926},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10336783528327942},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0963405966758728},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.07688739895820618}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8274925947189331},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7880863547325134},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7127182483673096},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6071191430091858},{"id":"https://openalex.org/C65483669","wikidata":"https://www.wikidata.org/wiki/Q3536669","display_name":"Video processing","level":2,"score":0.6002680063247681},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.48777323961257935},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4638879895210266},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.427789568901062},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.42279016971588135},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.41389307379722595},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.395053505897522},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3786587715148926},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10336783528327942},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0963405966758728},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.07688739895820618},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig48160.2019.8994814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig48160.2019.8994814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1975650413","https://openalex.org/W2022693111","https://openalex.org/W2074091263","https://openalex.org/W2104162502","https://openalex.org/W2104298702","https://openalex.org/W2105810759","https://openalex.org/W2122952527","https://openalex.org/W2550259873","https://openalex.org/W2729020291","https://openalex.org/W2761741165","https://openalex.org/W2783378940","https://openalex.org/W2865348428","https://openalex.org/W2963292517","https://openalex.org/W6747725896"],"related_works":["https://openalex.org/W2204754129","https://openalex.org/W4322751528","https://openalex.org/W2759209791","https://openalex.org/W2340647897","https://openalex.org/W2034458695","https://openalex.org/W1569711686","https://openalex.org/W1541284233","https://openalex.org/W2129154773","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"FPGAs":[0],"are":[1],"an":[2,29],"excellent":[3],"target":[4],"for":[5,47,72],"real-time":[6,24,50],"video":[7,25,51,78,84,106,117,141],"processing":[8,26,52,79,142],"as":[9],"they":[10],"provide":[11],"large":[12],"amounts":[13],"of":[14,75,83,105,122,134],"low-level":[15,38,123],"parallelism,":[16],"low":[17],"latency,":[18],"and":[19,33,37,56,108,115,139],"high":[20],"bandwidth.":[21],"However,":[22],"creating":[23,48],"systems":[27],"on":[28,145],"FPGA":[30,64,124],"is":[31,66],"tedious":[32],"requires":[34],"significant":[35],"effort":[36],"digital":[39],"design":[40],"skills.":[41],"This":[42,126],"paper":[43,127],"presents":[44],"a":[45,70,73,132],"technique":[46,130],"complex":[49,114],"pipelines":[53,118],"relatively":[54],"quickly":[55],"easily":[57],"using":[58],"partial":[59,136],"reconfiguration":[60],"(PR).":[61],"A":[62,81],"static":[63],"system":[65],"created":[67,88],"that":[68,89],"provides":[69],"template":[71,95],"variety":[74],"partially":[76],"reconfigurable":[77,137],"cores.":[80],"library":[82,133],"filters":[85],"has":[86],"been":[87],"can":[90,101],"be":[91],"inserted":[92],"into":[93],"the":[94,99,103,146],"regions.":[96],"At":[97],"run-time,":[98],"user":[100],"select":[102],"topology":[104],"cores":[107,111,143],"customize":[109],"these":[110],"to":[112],"create":[113],"unique":[116],"without":[119],"any":[120],"understanding":[121],"details.":[125],"demonstrates":[128],"this":[129],"with":[131],"11":[135],"regions":[138],"16":[140],"operating":[144],"Xilinx":[147],"PYNQ":[148],"system.":[149]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}