{"id":"https://openalex.org/W3005623138","doi":"https://doi.org/10.1109/reconfig48160.2019.8994787","title":"Implementation and Design Space Exploration of a Turbo Decoder in High-Level Synthesis","display_name":"Implementation and Design Space Exploration of a Turbo Decoder in High-Level Synthesis","publication_year":2019,"publication_date":"2019-12-01","ids":{"openalex":"https://openalex.org/W3005623138","doi":"https://doi.org/10.1109/reconfig48160.2019.8994787","mag":"3005623138"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig48160.2019.8994787","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig48160.2019.8994787","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061470621","display_name":"Wesley Stirk","orcid":"https://orcid.org/0000-0002-7934-330X"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wesley Stirk","raw_affiliation_strings":["Brigham Young University,Electrical and Computer Engineering,Provo,UT,USA","Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA"],"affiliations":[{"raw_affiliation_string":"Brigham Young University,Electrical and Computer Engineering,Provo,UT,USA","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006132600","display_name":"Jeffrey Goeders","orcid":"https://orcid.org/0000-0002-9822-6926"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeff Goeders","raw_affiliation_strings":["Brigham Young University,Electrical and Computer Engineering,Provo,UT,USA","Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA"],"affiliations":[{"raw_affiliation_string":"Brigham Young University,Electrical and Computer Engineering,Provo,UT,USA","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5061470621"],"corresponding_institution_ids":["https://openalex.org/I100005738"],"apc_list":null,"apc_paid":null,"fwci":0.2385,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.57547746,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7337863445281982},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7335742712020874},{"id":"https://openalex.org/keywords/turbo","display_name":"Turbo","score":0.7034943699836731},{"id":"https://openalex.org/keywords/turbo-code","display_name":"Turbo code","score":0.6700913310050964},{"id":"https://openalex.org/keywords/turbo-equalizer","display_name":"Turbo equalizer","score":0.6633936166763306},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6334771513938904},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.4898516833782196},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48617857694625854},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.4466733932495117},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3315444588661194},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.30510014295578003},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.17708981037139893},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14802300930023193},{"id":"https://openalex.org/keywords/concatenated-error-correction-code","display_name":"Concatenated error correction code","score":0.13679352402687073},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12912777066230774},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08775323629379272},{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.061169445514678955}],"concepts":[{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7337863445281982},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7335742712020874},{"id":"https://openalex.org/C2776240298","wikidata":"https://www.wikidata.org/wiki/Q1138513","display_name":"Turbo","level":2,"score":0.7034943699836731},{"id":"https://openalex.org/C114504821","wikidata":"https://www.wikidata.org/wiki/Q2164281","display_name":"Turbo code","level":3,"score":0.6700913310050964},{"id":"https://openalex.org/C12232224","wikidata":"https://www.wikidata.org/wiki/Q7853840","display_name":"Turbo equalizer","level":5,"score":0.6633936166763306},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6334771513938904},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.4898516833782196},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48617857694625854},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.4466733932495117},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3315444588661194},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.30510014295578003},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.17708981037139893},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14802300930023193},{"id":"https://openalex.org/C78944582","wikidata":"https://www.wikidata.org/wiki/Q5158264","display_name":"Concatenated error correction code","level":4,"score":0.13679352402687073},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12912777066230774},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08775323629379272},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.061169445514678955},{"id":"https://openalex.org/C171146098","wikidata":"https://www.wikidata.org/wiki/Q124192","display_name":"Automotive engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig48160.2019.8994787","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig48160.2019.8994787","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W58580312","https://openalex.org/W1490783972","https://openalex.org/W2045407304","https://openalex.org/W2091636254","https://openalex.org/W2109672848","https://openalex.org/W2121606987","https://openalex.org/W2138209363","https://openalex.org/W2141447572","https://openalex.org/W2187391508","https://openalex.org/W2544869055","https://openalex.org/W2565125333","https://openalex.org/W2574797063","https://openalex.org/W2585164556","https://openalex.org/W2614541066","https://openalex.org/W2615318028","https://openalex.org/W2735521573","https://openalex.org/W2736146249","https://openalex.org/W3102169921","https://openalex.org/W6686752666"],"related_works":["https://openalex.org/W2363507870","https://openalex.org/W2024764701","https://openalex.org/W2348997984","https://openalex.org/W1562642891","https://openalex.org/W2207102643","https://openalex.org/W2044606598","https://openalex.org/W2104409500","https://openalex.org/W3184754094","https://openalex.org/W2376116289","https://openalex.org/W2088707879"],"abstract_inverted_index":{"High-Level":[0],"Synthesis":[1],"(HLS)":[2],"allows":[3],"not":[4,31],"only":[5],"for":[6,42,67],"quicker":[7],"prototyping,":[8],"but":[9],"also":[10],"faster":[11],"and":[12,59],"more":[13],"widespread":[14],"design":[15,44,63],"space":[16,45,64],"exploration.":[17],"In":[18],"this":[19],"work":[20],"we":[21],"designed":[22,39],"a":[23,80],"turbo":[24,36,50,81],"decoder":[25,37,51],"using":[26],"Vivado":[27],"HLS,":[28],"which":[29],"has":[30],"previously":[32],"been":[33],"explored.":[34],"Our":[35],"was":[38],"to":[40],"allow":[41],"easy":[43],"exploration,":[46],"both":[47],"of":[48],"algorithmic":[49],"parameters":[52],"as":[53,55],"well":[54],"HLS":[56],"parameters.":[57],"Data":[58],"analysis":[60],"on":[61,74],"the":[62,75],"is":[65],"presented":[66],"approximately":[68],"200,000":[69],"variations":[70],"with":[71],"an":[72],"emphasis":[73],"needed":[76],"trade-offs":[77],"when":[78],"designing":[79],"decoder.":[82]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}