{"id":"https://openalex.org/W3006155400","doi":"https://doi.org/10.1109/reconfig48160.2019.8994781","title":"Agile SMT-Based Mapping for CGRAs with Restricted Routing Networks","display_name":"Agile SMT-Based Mapping for CGRAs with Restricted Routing Networks","publication_year":2019,"publication_date":"2019-12-01","ids":{"openalex":"https://openalex.org/W3006155400","doi":"https://doi.org/10.1109/reconfig48160.2019.8994781","mag":"3006155400"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig48160.2019.8994781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig48160.2019.8994781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035527657","display_name":"Caleb Donovick","orcid":"https://orcid.org/0000-0001-9336-1267"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Caleb Donovick","raw_affiliation_strings":["Stanford University"],"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059144582","display_name":"Makai Mann","orcid":"https://orcid.org/0000-0002-1555-5784"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Makai Mann","raw_affiliation_strings":["Stanford University"],"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026961968","display_name":"Clark Barrett","orcid":"https://orcid.org/0000-0002-9522-3084"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Clark Barrett","raw_affiliation_strings":["Stanford University"],"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018111215","display_name":"Pat Hanrahan","orcid":"https://orcid.org/0000-0002-3474-9752"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pat Hanrahan","raw_affiliation_strings":["Stanford University"],"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5035527657"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":1.9261,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.86485781,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8121594190597534},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6716853380203247},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.6185950040817261},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5727444887161255},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5615289807319641},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5033087134361267},{"id":"https://openalex.org/keywords/satisfiability","display_name":"Satisfiability","score":0.5003600120544434},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.49250921607017517},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.23948934674263},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22760143876075745},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16026848554611206}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8121594190597534},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6716853380203247},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.6185950040817261},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5727444887161255},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5615289807319641},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5033087134361267},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.5003600120544434},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.49250921607017517},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.23948934674263},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22760143876075745},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16026848554611206},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig48160.2019.8994781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig48160.2019.8994781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W136674180","https://openalex.org/W1481397690","https://openalex.org/W1502361557","https://openalex.org/W1514415888","https://openalex.org/W1966326666","https://openalex.org/W1995750454","https://openalex.org/W2009815534","https://openalex.org/W2023027709","https://openalex.org/W2065950232","https://openalex.org/W2103658959","https://openalex.org/W2116304229","https://openalex.org/W2122171990","https://openalex.org/W2134886942","https://openalex.org/W2170909854","https://openalex.org/W2564028299","https://openalex.org/W2626211758","https://openalex.org/W2735087338","https://openalex.org/W2809276277","https://openalex.org/W2884110986","https://openalex.org/W2915825623","https://openalex.org/W2916974679","https://openalex.org/W3133279294","https://openalex.org/W4233276969","https://openalex.org/W4250523893","https://openalex.org/W4252370083","https://openalex.org/W6628836516","https://openalex.org/W6630154184","https://openalex.org/W6759781625"],"related_works":["https://openalex.org/W1544665014","https://openalex.org/W2748364266","https://openalex.org/W4243861219","https://openalex.org/W2556374054","https://openalex.org/W2159103767","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2184011203","https://openalex.org/W2087572620","https://openalex.org/W4243317326"],"abstract_inverted_index":{"Coarse-grained":[0],"reconfigurable":[1],"architectures":[2],"(CGRAs)":[3],"are":[4,41],"becoming":[5],"popular":[6],"accelerators":[7],"for":[8,53],"computationally":[9],"intensive":[10],"tasks.":[11],"CGRAs":[12,30],"offer":[13],"the":[14,38,107],"reconfigurability":[15],"of":[16,83],"an":[17,81],"FPGA,":[18],"but":[19],"with":[20],"larger":[21],"configurable":[22],"blocks":[23],"which":[24],"provide":[25],"performance":[26,116],"closer":[27],"to":[28,64,114],"ASICs.":[29],"can":[31],"achieve":[32],"very":[33],"high":[34],"compute":[35],"density":[36],"if":[37],"routing":[39,108],"networks":[40],"restricted;":[42],"however,":[43],"mapping":[44,89],"using":[45,91],"traditional":[46],"annealing-based":[47],"approaches":[48],"does":[49],"not":[50],"perform":[51],"well":[52],"such":[54],"architectures.":[55],"This":[56,72],"paper":[57],"uses":[58],"Satisfiability":[59],"Modulo":[60],"Theories":[61],"(SMT)":[62],"solvers":[63],"rapidly":[65],"map":[66],"designs":[67],"onto":[68],"arbitrary":[69],"CGRA":[70],"fabrics.":[71],"approach":[73],"is":[74],"sound,":[75],"complete,":[76],"and":[77],"in":[78],"many":[79],"cases":[80],"order":[82],"magnitude":[84],"faster":[85],"than":[86],"state-of-the-art":[87],"constraint-based":[88],"techniques":[90],"integer":[92],"linear":[93],"programming":[94],"(ILP).":[95],"Additionally,":[96],"we":[97],"propose":[98],"a":[99],"functional":[100],"duplication":[101],"strategy":[102],"that":[103],"decreases":[104],"pressure":[105],"on":[106],"network":[109],"from":[110],"high-fanout":[111],"operations,":[112],"leading":[113],"significant":[115],"improvements.":[117]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}