{"id":"https://openalex.org/W2786483400","doi":"https://doi.org/10.1109/reconfig.2017.8279827","title":"VHDL generator for a high performance convolutional neural network FPGA-based accelerator","display_name":"VHDL generator for a high performance convolutional neural network FPGA-based accelerator","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2786483400","doi":"https://doi.org/10.1109/reconfig.2017.8279827","mag":"2786483400"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2017.8279827","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279827","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112545468","display_name":"Muhammad K.A. Hamdan","orcid":null},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Muhammad K. Hamdan","raw_affiliation_strings":["Electrical and Computer Engineering Department, Iowa State University of Science and Technology, Ames, IA, United States"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Iowa State University of Science and Technology, Ames, IA, United States","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046542218","display_name":"Diane T. Rover","orcid":null},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Diane T. Rover","raw_affiliation_strings":["Electrical and Computer Engineering Department, Iowa State University of Science and Technology, Ames, IA, United States"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Iowa State University of Science and Technology, Ames, IA, United States","institution_ids":["https://openalex.org/I173911158"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5112545468"],"corresponding_institution_ids":["https://openalex.org/I173911158"],"apc_list":null,"apc_paid":null,"fwci":0.5546,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.77218171,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8752831816673279},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7234613299369812},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.7202510833740234},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5942118763923645},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5504521131515503},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5367642045021057},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5297302603721619},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.46241000294685364},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4305553138256073},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.391996294260025},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38167545199394226},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36698755621910095},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2859657108783722}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8752831816673279},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7234613299369812},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.7202510833740234},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5942118763923645},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5504521131515503},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5367642045021057},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5297302603721619},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.46241000294685364},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4305553138256073},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.391996294260025},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38167545199394226},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36698755621910095},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2859657108783722},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2017.8279827","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279827","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W2009832130","https://openalex.org/W2053968820","https://openalex.org/W2082690016","https://openalex.org/W2094756095","https://openalex.org/W2096645269","https://openalex.org/W2108598243","https://openalex.org/W2163605009","https://openalex.org/W2276486856","https://openalex.org/W2435792570","https://openalex.org/W2523838129","https://openalex.org/W2525740295","https://openalex.org/W2616318524","https://openalex.org/W2962987932","https://openalex.org/W2964333985","https://openalex.org/W3004171485","https://openalex.org/W3106021326","https://openalex.org/W6676297131","https://openalex.org/W6684191040","https://openalex.org/W6717790584","https://openalex.org/W6727533809","https://openalex.org/W6727759651","https://openalex.org/W6738295366"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W2042515040","https://openalex.org/W4297665406","https://openalex.org/W2749962643","https://openalex.org/W2101296662","https://openalex.org/W2390807153","https://openalex.org/W2518118925"],"abstract_inverted_index":{"Convolutional":[0],"Neural":[1],"Network":[2],"(CNN)":[3],"has":[4,15],"been":[5,16],"proven":[6],"as":[7,24,144],"a":[8,19,34,63,76,82,125,131,158,182],"highly":[9],"accurate":[10],"and":[11,30,46,108,120,130,180,188],"effective":[12],"algorithm":[13],"that":[14],"used":[17],"in":[18,71],"variety":[20],"of":[21,36,137,147,169,175,185],"applications":[22],"such":[23],"handwriting":[25],"digit":[26],"recognition,":[27,29],"visual":[28],"image":[31],"classification.":[32],"As":[33],"matter":[35],"fact,":[37],"state-of-the-art":[38],"CNNs":[39],"are":[40,141],"computationally":[41],"intensive;":[42],"however,":[43],"their":[44,91],"parallel":[45],"modular":[47],"nature":[48],"make":[49],"platforms":[50],"like":[51],"FPGAs":[52],"well":[53],"suited":[54],"for":[55,90,178,191],"the":[56,116,148,153,165],"acceleration":[57],"process.":[58],"A":[59],"typical":[60],"CNN":[61,93,112,127],"takes":[62],"very":[64],"long":[65],"development":[66],"round":[67],"on":[68],"FPGAs,":[69],"hence":[70],"this":[72],"paper,":[73],"we":[74],"propose":[75],"tool":[77],"which":[78],"allows":[79],"developers,":[80],"through":[81],"configurable":[83],"user-interface,":[84],"to":[85,110,151,172],"automatically":[86,142],"generate":[87],"VHDL":[88,118],"code":[89,97],"desired":[92],"model.":[94],"The":[95,135],"generated":[96],"or":[98],"architecture":[99],"is":[100,167],"modular,":[101],"massively":[102],"parallel,":[103],"reconfigurable,":[104],"scalable,":[105],"fully":[106],"pipelined,":[107],"adaptive":[109],"different":[111],"models.":[113],"We":[114],"demonstrate":[115],"automatic":[117],"generator":[119],"its":[121],"adaptability":[122],"by":[123],"implementing":[124],"small-scale":[126],"model":[128],"\u201cLeNet\u201d":[129],"large-scale":[132],"one":[133],"\u201cAlexNet\u201d.":[134],"parameters":[136],"small":[138],"scale":[139],"models":[140],"hard-coded":[143],"constants":[145],"(part":[146],"programmable":[149],"logic)":[150],"overcome":[152],"memory":[154],"bottleneck":[155],"issue.":[156],"On":[157],"Xilinx":[159],"Virtex-7":[160],"running":[161],"at":[162],"200":[163],"MHz,":[164],"system":[166],"capable":[168],"processing":[170],"up":[171],"125k":[173],"images/s":[174],"size":[176],"28\u00d728":[177],"LeNet":[179],"achieved":[181],"peak":[183],"performance":[184],"611.52":[186],"GOP/s":[187],"414":[189],"FPS":[190],"AlexNet.":[192]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3}],"updated_date":"2026-04-11T08:14:18.477133","created_date":"2025-10-10T00:00:00"}