{"id":"https://openalex.org/W2787759022","doi":"https://doi.org/10.1109/reconfig.2017.8279822","title":"Synchronizing reconfiguration of coherent functions on disaggregated FPGA resources","display_name":"Synchronizing reconfiguration of coherent functions on disaggregated FPGA resources","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2787759022","doi":"https://doi.org/10.1109/reconfig.2017.8279822","mag":"2787759022"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2017.8279822","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279822","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://discovery.ucl.ac.uk/10052495/1/Synch_reconfiguration_of%20coherent_functions_on_disaggregated_FPGA%20resources.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101817673","display_name":"Qianqiao Chen","orcid":"https://orcid.org/0000-0003-3716-7974"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]},{"id":"https://openalex.org/I45129253","display_name":"University College London","ror":"https://ror.org/02jx3x895","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I45129253"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Qianqiao Chen","raw_affiliation_strings":["University College London, London, UK","University of Bristol, Bristol, UK"],"affiliations":[{"raw_affiliation_string":"University College London, London, UK","institution_ids":["https://openalex.org/I45129253"]},{"raw_affiliation_string":"University of Bristol, Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112316562","display_name":"Vaibhawa Mishra","orcid":null},"institutions":[{"id":"https://openalex.org/I45129253","display_name":"University College London","ror":"https://ror.org/02jx3x895","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I45129253"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Vaibhawa Mishra","raw_affiliation_strings":["University College London, London, UK"],"affiliations":[{"raw_affiliation_string":"University College London, London, UK","institution_ids":["https://openalex.org/I45129253"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005255540","display_name":"Jose Nunez\u2010Yanez","orcid":"https://orcid.org/0000-0002-5153-5481"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jose Nunez-Yanez","raw_affiliation_strings":["University of Bristol, Bristol, UK"],"affiliations":[{"raw_affiliation_string":"University of Bristol, Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044981310","display_name":"Georgios Zervas","orcid":"https://orcid.org/0000-0001-5587-9401"},"institutions":[{"id":"https://openalex.org/I45129253","display_name":"University College London","ror":"https://ror.org/02jx3x895","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I45129253"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Georgios Zervas","raw_affiliation_strings":["University College London, London, UK"],"affiliations":[{"raw_affiliation_string":"University College London, London, UK","institution_ids":["https://openalex.org/I45129253"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101817673"],"corresponding_institution_ids":["https://openalex.org/I36234482","https://openalex.org/I45129253"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25244618,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9304146766662598},{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.8671702146530151},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7811123132705688},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.767166256904602},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.529676079750061},{"id":"https://openalex.org/keywords/cloud-computing","display_name":"Cloud computing","score":0.5286443829536438},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.519205629825592},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.47923925518989563},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46182140707969666},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3784642815589905},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3694685995578766},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1693996787071228}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9304146766662598},{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.8671702146530151},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7811123132705688},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.767166256904602},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.529676079750061},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.5286443829536438},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.519205629825592},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.47923925518989563},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46182140707969666},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3784642815589905},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3694685995578766},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1693996787071228},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/reconfig.2017.8279822","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279822","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.ucl.ac.uk.OAI2:10052495","is_oa":true,"landing_page_url":"https://discovery.ucl.ac.uk/id/eprint/10052495/","pdf_url":"https://discovery.ucl.ac.uk/10052495/1/Synch_reconfiguration_of%20coherent_functions_on_disaggregated_FPGA%20resources.pdf","source":{"id":"https://openalex.org/S4306400024","display_name":"UCL Discovery (University College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45129253","host_organization_name":"University College London","host_organization_lineage":["https://openalex.org/I45129253"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"     In: Athanas, P and Cumplido, R and Feregrino, C and Sass, R, (eds.) Proceedings of the International Conference on Reconfigurable Computing and FPGAs 2017.    IEEE: Cancun, Mexico. (2017)     ","raw_type":"Proceedings paper"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/03ff8936-43cc-4b0a-8258-422d644026df","is_oa":false,"landing_page_url":"https://hdl.handle.net/1983/03ff8936-43cc-4b0a-8258-422d644026df","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Chen, Q, Mishra, V, Nunez-Yanez, J & Zervas, G 2018, Synchronizing reconfiguration of coherent functions on disaggregated FPGA resources. in 2017 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2017. vol. 2018-January, Institute of Electrical and Electronics Engineers (IEEE), pp. 1-6. https://doi.org/10.1109/RECONFIG.2017.8279822","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:research-information.bris.ac.uk:publications/03ff8936-43cc-4b0a-8258-422d644026df","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/03ff8936-43cc-4b0a-8258-422d644026df","pdf_url":null,"source":{"id":"https://openalex.org/S7407055359","display_name":"Explore Bristol Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Chen, Q, Mishra, V, Nunez-Yanez, J & Zervas, G 2018, Synchronizing reconfiguration of coherent functions on disaggregated FPGA resources. in 2017 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2017. vol. 2018-January, Institute of Electrical and Electronics Engineers (IEEE), pp. 1-6. https://doi.org/10.1109/RECONFIG.2017.8279822","raw_type":"contributionToPeriodical"}],"best_oa_location":{"id":"pmh:oai:eprints.ucl.ac.uk.OAI2:10052495","is_oa":true,"landing_page_url":"https://discovery.ucl.ac.uk/id/eprint/10052495/","pdf_url":"https://discovery.ucl.ac.uk/10052495/1/Synch_reconfiguration_of%20coherent_functions_on_disaggregated_FPGA%20resources.pdf","source":{"id":"https://openalex.org/S4306400024","display_name":"UCL Discovery (University College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45129253","host_organization_name":"University College London","host_organization_lineage":["https://openalex.org/I45129253"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"     In: Athanas, P and Cumplido, R and Feregrino, C and Sass, R, (eds.) Proceedings of the International Conference on Reconfigurable Computing and FPGAs 2017.    IEEE: Cancun, Mexico. (2017)     ","raw_type":"Proceedings paper"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G2657170112","display_name":null,"funder_award_id":"EP/L00321X/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G2722607983","display_name":null,"funder_award_id":"EP/N002539/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W2787759022.pdf"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W1980194681","https://openalex.org/W2043542037","https://openalex.org/W2053017765","https://openalex.org/W2279541644","https://openalex.org/W2492686975","https://openalex.org/W2514703751","https://openalex.org/W2524556139","https://openalex.org/W2579247842","https://openalex.org/W2582717417","https://openalex.org/W2588878292","https://openalex.org/W2614983519","https://openalex.org/W4248265791"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"With":[0],"the":[1,10,43,55,66,80,93],"evolution":[2],"of":[3,26,57],"cloud":[4],"computing,":[5],"FPGAs":[6],"are":[7],"involved":[8],"in":[9],"data":[11,27,37],"centers":[12],"thanks":[13],"to":[14,35,53,111],"their":[15],"high":[16],"performance":[17],"and":[18,84,102],"logic":[19],"reconfigurable":[20],"features.":[21],"To":[22],"efficiently":[23],"make":[24],"use":[25],"center":[28,38],"resources,":[29],"recent":[30],"rack":[31],"scale":[32],"architecture":[33],"tends":[34],"disaggregate":[36],"resources.":[39],"This":[40],"paper":[41],"proposes":[42],"Synchronizing":[44],"Network":[45],"wide":[46],"Function":[47],"Reconfiguration":[48],"(SNFR)":[49],"protocol":[50,70,94],"that":[51,92],"aims":[52],"synchronize":[54],"reconfiguration":[56,76],"coherent":[58],"functions":[59],"on":[60],"disaggregated":[61],"FPGA":[62],"resources":[63],"deployed":[64],"across":[65],"network.":[67],"The":[68,74,88],"associated":[69],"processor":[71,95],"is":[72,77],"implemented.":[73],"synchronized":[75],"captured":[78],"by":[79],"Xilinx":[81],"debug":[82],"core":[83],"network":[85],"traffic":[86,101],"analyzer.":[87],"experimental":[89],"section":[90],"shows":[91],"can":[96],"support":[97],"maximum":[98],"9":[99],"Gbps":[100],"introduces":[103],"additional":[104],"latency":[105],"ranged":[106],"from":[107,108],"0.1":[109],"\u03bcs":[110],"0.21\u03bcs.":[112]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}