{"id":"https://openalex.org/W2786442393","doi":"https://doi.org/10.1109/reconfig.2017.8279819","title":"Side-channel resistant soft core processor for lightweight block ciphers","display_name":"Side-channel resistant soft core processor for lightweight block ciphers","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2786442393","doi":"https://doi.org/10.1109/reconfig.2017.8279819","mag":"2786442393"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2017.8279819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074339356","display_name":"William Diehl","orcid":"https://orcid.org/0000-0002-6293-5018"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William Diehl","raw_affiliation_strings":["Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S.A","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056522593","display_name":"Abubakr Abdulgadir","orcid":"https://orcid.org/0009-0005-8032-6012"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abubakr Abdulgadir","raw_affiliation_strings":["Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S.A","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039598410","display_name":"Jens-Peter Kaps","orcid":"https://orcid.org/0000-0002-7036-6433"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jens-Peter Kaps","raw_affiliation_strings":["Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S.A","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004924763","display_name":"Kris Gaj","orcid":"https://orcid.org/0000-0002-5050-8748"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kris Gaj","raw_affiliation_strings":["Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S.A","institution_ids":["https://openalex.org/I162714631"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162714631"],"apc_list":null,"apc_paid":null,"fwci":0.2768,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.58724671,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7770313024520874},{"id":"https://openalex.org/keywords/block-cipher","display_name":"Block cipher","score":0.7659711837768555},{"id":"https://openalex.org/keywords/cipher","display_name":"Cipher","score":0.6945098638534546},{"id":"https://openalex.org/keywords/side-channel-attack","display_name":"Side channel attack","score":0.6515932679176331},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.5977723002433777},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5587893128395081},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.52142333984375},{"id":"https://openalex.org/keywords/tamper-resistance","display_name":"Tamper resistance","score":0.4953068792819977},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.47048667073249817},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41532188653945923},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.27093586325645447},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2315981388092041},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.1780226230621338},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.1264885663986206}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7770313024520874},{"id":"https://openalex.org/C106544461","wikidata":"https://www.wikidata.org/wiki/Q543151","display_name":"Block cipher","level":3,"score":0.7659711837768555},{"id":"https://openalex.org/C2780221543","wikidata":"https://www.wikidata.org/wiki/Q4681865","display_name":"Cipher","level":3,"score":0.6945098638534546},{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.6515932679176331},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.5977723002433777},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5587893128395081},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.52142333984375},{"id":"https://openalex.org/C19163912","wikidata":"https://www.wikidata.org/wiki/Q7681779","display_name":"Tamper resistance","level":2,"score":0.4953068792819977},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.47048667073249817},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41532188653945923},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.27093586325645447},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2315981388092041},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.1780226230621338},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.1264885663986206}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2017.8279819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1511360501","https://openalex.org/W1511378164","https://openalex.org/W1873852107","https://openalex.org/W1894646615","https://openalex.org/W1963965124","https://openalex.org/W1966092481","https://openalex.org/W2053832511","https://openalex.org/W2087928947","https://openalex.org/W2112066351","https://openalex.org/W2128197017","https://openalex.org/W2141124495","https://openalex.org/W2154909745","https://openalex.org/W2159327690","https://openalex.org/W2161740631","https://openalex.org/W2164584813","https://openalex.org/W2261293451","https://openalex.org/W2344782235","https://openalex.org/W2466176639","https://openalex.org/W2524910869","https://openalex.org/W2526639663","https://openalex.org/W2586046457","https://openalex.org/W2612549777","https://openalex.org/W2761029450","https://openalex.org/W2785626603","https://openalex.org/W2944942867","https://openalex.org/W4389476519","https://openalex.org/W6630548010","https://openalex.org/W6684296838","https://openalex.org/W6705065176","https://openalex.org/W6858992510"],"related_works":["https://openalex.org/W5280335","https://openalex.org/W2989964095","https://openalex.org/W2164725015","https://openalex.org/W2782264121","https://openalex.org/W4323926098","https://openalex.org/W4384807855","https://openalex.org/W2022533428","https://openalex.org/W2906526717","https://openalex.org/W2114184981","https://openalex.org/W2104306390"],"abstract_inverted_index":{"Lightweight":[0],"cryptographic":[1,34],"algorithms":[2],"which":[3,163],"provide":[4],"moderate":[5],"security":[6],"at":[7,180],"low":[8],"cost,":[9],"especially":[10],"in":[11,24,102,185],"very-light":[12],"power-,":[13],"energy,":[14],"and":[15,36,71,73,89,98,125,166],"resource-constrained":[16,51],"processors,":[17],"are":[18,136,147],"an":[19,62,90,190],"important":[20],"topic":[21],"of":[22,27,30,44,192],"research":[23],"the":[25,28,84,109,123,126,139,150,178,186],"context":[26],"Internet":[29],"Things":[31],"(IoT).":[32],"Current":[33],"contests":[35],"standardization":[37],"efforts":[38],"seek":[39],"to":[40,78,107,118,132,152],"evaluate":[41,74],"side-channel":[42,154],"resistance":[43,117,155],"lightweight":[45],"ciphers":[46,170],"on":[47,61],"multiple":[48],"platforms,":[49],"including":[50],"8-bit":[52],"microprocessors.":[53],"Using":[54],"a":[55],"custom-designed":[56],"reconfigurable":[57],"soft":[58,110,141,160],"core":[59,111,161],"processor":[60,112],"FPGA,":[63],"we":[64],"implement":[65],"four":[66,169],"ciphers,":[67],"SIMON,":[68],"PRESENT,":[69],"LED,":[70],"TWINE,":[72],"them":[75],"for":[76,138],"vulnerability":[77],"differential":[79],"power":[80],"analysis":[81],"(DPA)":[82],"using":[83,122],"t-test":[85,124],"leakage":[86],"detection":[87],"methodology":[88],"open-source":[91],"test":[92,128],"bench":[93],"(FOBOS).":[94],"We":[95],"then":[96],"adapt":[97],"modify":[99],"techniques":[100],"used":[101],"previous":[103],"cipher":[104,133,174],"hardware":[105],"implementations":[106],"protect":[108,167],"against":[113],"1storder":[114],"DPA.":[115],"Improved":[116],"DPA":[119],"is":[120,175],"verified":[121],"FOBOS":[127],"bench.":[129],"No":[130],"modifications":[131],"source":[134],"code":[135],"required":[137],"protected":[140,196],"core,":[142],"meaning":[143],"that":[144],"software":[145],"programmers":[146],"insulated":[148],"from":[149],"requirement":[151],"learn":[153],"techniques.":[156],"A":[157],"single":[158],"DPA-resistant":[159],"instance,":[162],"can":[164],"load":[165],"all":[168],"simultaneously":[171],"(where":[172],"target":[173],"selected":[176],"by":[177],"user":[179],"run-time),":[181],"uses":[182],"392":[183],"slices":[184,194],"Virtex-7":[187],"FPGA":[188],"\u2014":[189],"average":[191],"98":[193],"per":[195],"cipher.":[197]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}