{"id":"https://openalex.org/W2786611892","doi":"https://doi.org/10.1109/reconfig.2017.8279818","title":"TCPA editor: A design automation environment for a class of coarse-grained reconfigurable arrays","display_name":"TCPA editor: A design automation environment for a class of coarse-grained reconfigurable arrays","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2786611892","doi":"https://doi.org/10.1109/reconfig.2017.8279818","mag":"2786611892"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2017.8279818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014137914","display_name":"\u00c9ricles Sousa","orcid":"https://orcid.org/0000-0001-8213-6363"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Ericles Sousa","raw_affiliation_strings":["Friedrich-Alexander-Universitat Erlangen-Nurnberg, Erlangen, Bayern, DE"],"affiliations":[{"raw_affiliation_string":"Friedrich-Alexander-Universitat Erlangen-Nurnberg, Erlangen, Bayern, DE","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055035419","display_name":"Arindam Chakraborty","orcid":"https://orcid.org/0000-0002-1618-0793"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Arindam Chakraborty","raw_affiliation_strings":["Friedrich-Alexander-Universitat Erlangen-Nurnberg, Erlangen, Bayern, DE"],"affiliations":[{"raw_affiliation_string":"Friedrich-Alexander-Universitat Erlangen-Nurnberg, Erlangen, Bayern, DE","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058525738","display_name":"Alexandru Tanase","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Alexandru Tanase","raw_affiliation_strings":["Friedrich-Alexander-Universitat Erlangen-Nurnberg, Erlangen, Bayern, DE"],"affiliations":[{"raw_affiliation_string":"Friedrich-Alexander-Universitat Erlangen-Nurnberg, Erlangen, Bayern, DE","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072039340","display_name":"Frank Hannig","orcid":"https://orcid.org/0000-0003-3663-6484"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Hannig","raw_affiliation_strings":["Friedrich-Alexander-Universitat Erlangen-Nurnberg, Erlangen, Bayern, DE"],"affiliations":[{"raw_affiliation_string":"Friedrich-Alexander-Universitat Erlangen-Nurnberg, Erlangen, Bayern, DE","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076672029","display_name":"J\u00fcrgen Teich","orcid":"https://orcid.org/0000-0001-6285-5862"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jurgen Teich","raw_affiliation_strings":["Friedrich-Alexander-Universitat Erlangen-Nurnberg, Erlangen, Bayern, DE"],"affiliations":[{"raw_affiliation_string":"Friedrich-Alexander-Universitat Erlangen-Nurnberg, Erlangen, Bayern, DE","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5014137914"],"corresponding_institution_ids":["https://openalex.org/I181369854"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21931182,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8444015979766846},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.730762779712677},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5229495167732239},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5060328841209412},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.45818889141082764},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.42821192741394043},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3692117929458618},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3522176742553711},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32821881771087646}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8444015979766846},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.730762779712677},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5229495167732239},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5060328841209412},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.45818889141082764},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.42821192741394043},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3692117929458618},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3522176742553711},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32821881771087646}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2017.8279818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2787237253"],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W2056447856","https://openalex.org/W2576551918","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W3043614744","https://openalex.org/W2105957719","https://openalex.org/W1484603919","https://openalex.org/W1973069902","https://openalex.org/W2124403023"],"abstract_inverted_index":{"In":[0,211],"the":[1,41,46,112,116,156,161,212,219],"realm":[2],"of":[3,64,84,89,126,193,224],"heterogeneous":[4,227],"Multi-Processor":[5],"System-on-Chip":[6],"(MPSoC)":[7],"architectures,":[8],"Coarse-Grained":[9],"Reconfigurable":[10],"Arrays":[11,60],"(CGRAs)":[12],"have":[13],"emerged":[14],"as":[15,200],"a":[16,33,49,62,85,106,127,201],"low-power":[17],"and":[18,36,78,105,139,184,204,221,236,245],"highly":[19,68],"efficient":[20],"solution":[21],"for":[22,54,74,136,167,172,190,208,218],"speeding":[23],"up":[24],"computations.":[25],"However,":[26],"designing":[27],"such":[28],"programmable":[29],"hardware":[30,157],"accelerators":[31],"is":[32,72,98,152],"time":[34],"consuming":[35],"non-trivial":[37],"task.":[38],"To":[39],"ease":[40],"development":[42],"process,":[43],"we":[44,214,231],"present":[45,232],"TCPA":[47,80,128],"Editor:":[48],"Java-based":[50],"graphical":[51,140],"design":[52,114,206],"environment":[53],"automatically":[55,163],"generating":[56],"Tightly":[57],"Coupled":[58],"Processor":[59],"(TCPAs),":[61],"class":[63],"CGRAs":[65],"that":[66,122],"are":[67,145],"parameterizable.":[69],"The":[70,95,130,196],"tool":[71,162,207,217],"tailored":[73],"designing,":[75],"simulating,":[76],"prototyping,":[77],"testing":[79],"architectures.":[81,229],"These":[82,143],"consist":[83],"massively":[86],"parallel":[87],"array":[88,97],"tightly":[90],"coupled":[91],"VLIW":[92],"processing":[93],"elements.":[94],"core":[96],"complemented":[99],"by":[100],"peripheral":[101],"components,":[102],"e.g.,":[103],"controllers":[104],"reconfigurable":[107],"memory":[108],"architecture.":[109],"Based":[110],"on":[111],"user's":[113],"entries,":[115],"editor":[117,131,197],"generates":[118,164],"synthesizable":[119],"VHDL":[120],"codes":[121],"describe":[123],"each":[124],"instance":[125],"component.":[129],"can":[132,177],"also":[133],"be":[134,178],"used":[135,153],"assembly":[137],"programming":[138],"interconnect":[141],"setup.":[142],"configurations":[144],"combined":[146],"into":[147,226],"one":[148],"binary":[149],"code,":[150],"which":[151,188],"to":[154,181],"reconfigure":[155],"at":[158],"runtime.":[159],"Furthermore,":[160],"synthesis":[165,237],"parameters":[166],"today's":[168],"de":[169],"facto":[170],"standard":[171],"on-chip":[173],"communication.":[174],"Hence,":[175],"TCPAs":[176,225],"easily":[179],"interfaced":[180],"memory-mapped":[182],"devices":[183],"high-speed":[185],"streaming":[186],"data,":[187],"allows":[189],"burst":[191],"transfers":[192],"unrestricted":[194],"size.":[195],"presents":[198],"itself":[199],"very":[202],"powerful":[203],"user-friendly":[205],"improving":[209],"productivity.":[210],"demonstration,":[213],"showcase":[215],"our":[216],"generation":[220],"system":[222],"integration":[223],"MPSoC":[228],"Finally,":[230],"real-world":[233],"case":[234],"studies":[235],"results":[238],"from":[239],"different":[240],"architectures":[241],"prototyped":[242],"in":[243],"FPGA":[244],"ASIC":[246],"technologies.":[247]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}