{"id":"https://openalex.org/W2785626603","doi":"https://doi.org/10.1109/reconfig.2017.8279804","title":"Minerva: Automated hardware optimization tool","display_name":"Minerva: Automated hardware optimization tool","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2785626603","doi":"https://doi.org/10.1109/reconfig.2017.8279804","mag":"2785626603"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2017.8279804","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279804","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011989344","display_name":"Farnoud Farahmand","orcid":null},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Farnoud Farahmand","raw_affiliation_strings":["Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S.A","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103794785","display_name":"Ahmed Ferozpuri","orcid":null},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ahmed Ferozpuri","raw_affiliation_strings":["Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S.A","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074339356","display_name":"William Diehl","orcid":"https://orcid.org/0000-0002-6293-5018"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William Diehl","raw_affiliation_strings":["Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S.A","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004924763","display_name":"Kris Gaj","orcid":"https://orcid.org/0000-0002-5050-8748"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kris Gaj","raw_affiliation_strings":["Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, U.S.A","institution_ids":["https://openalex.org/I162714631"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5011989344"],"corresponding_institution_ids":["https://openalex.org/I162714631"],"apc_list":null,"apc_paid":null,"fwci":3.3797,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.94201691,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7696805000305176},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7293586730957031},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6592022776603699},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.6339415311813354},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4633176326751709},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34518998861312866},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3451063632965088},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.14485439658164978}],"concepts":[{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7696805000305176},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7293586730957031},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6592022776603699},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.6339415311813354},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4633176326751709},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34518998861312866},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3451063632965088},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.14485439658164978},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2017.8279804","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279804","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2058983184","https://openalex.org/W2170388915","https://openalex.org/W2587814760","https://openalex.org/W4205948809"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2373535795","https://openalex.org/W2082487009","https://openalex.org/W3130402546","https://openalex.org/W4383823603"],"abstract_inverted_index":{"A":[0],"common":[1],"way":[2],"of":[3,9,47,105,135,169,182,204,213],"determining":[4],"the":[5,32,45,55,60,66,85,102,117,132,141,176],"maximum":[6,34,75,154,193],"clock":[7,35,57,62,155],"frequency":[8,36,58,63,76],"a":[10,51,70,112,189],"digital":[11],"system":[12],"is":[13,37,77,157],"static":[14,108],"timing":[15,109],"analysis":[16,110],"provided":[17],"by":[18,65,116,160],"CAD":[19],"toolsets,":[20],"such":[21],"as":[22],"Xilinx":[23,25,41],"Vivado,":[24,42],"ISE,":[26],"and":[27,50,59,80,111,119,175,184,206],"Intel":[28],"Quartus":[29],"Prime.":[30],"Finding":[31],"actual":[33,61],"difficult,":[38],"especially":[39],"in":[40,140,180,202,211],"due":[43],"to":[44,73,131,188,199,208],"multitude":[46],"tool":[48,97],"options,":[49],"complex":[52],"dependence":[53],"between":[54],"requested":[56],"achieved":[64],"tool.":[67],"For":[68],"example,":[69],"binary":[71,190],"search":[72,191],"find":[74],"tedious,":[78],"time-consuming,":[79],"often":[81],"does":[82],"not":[83],"obtain":[84],"correct":[86],"result.":[87],"In":[88],"this":[89],"research,":[90],"we":[91],"introduce":[92],"an":[93],"automated":[94],"hardware":[95,133],"optimization":[96],"called":[98],"Minerva.":[99],"Minerva":[100,130],"determines":[101],"close-to-optimal":[103],"settings":[104],"tools,":[106],"using":[107],"heuristic":[113],"algorithm":[114],"developed":[115],"authors,":[118],"targets":[120],"either":[121],"optimal":[122],"throughput":[123,183],"or":[124],"throughput-to-area":[125],"(TPA)":[126],"ratio.":[127,186,215],"We":[128,165],"apply":[129],"benchmarking":[134],"authenticated":[136],"cipher":[137],"candidates":[138,174],"competing":[139],"CAESAR":[142,173],"cryptographic":[143],"contest,":[144],"where":[145],"best":[146],"TPA":[147,185,214],"ratio":[148],"(without":[149],"any":[150],"specific":[151],"target":[152],"for":[153,192],"frequency)":[156],"one":[158],"metric":[159],"which":[161],"winners":[162],"are":[163],"selected.":[164],"evaluate":[166],"RTL":[167],"designs":[168],"29":[170],"Round":[171],"2":[172],"current":[177],"standard,":[178],"AES-GCM,":[179],"terms":[181,203,212],"Compared":[187],"frequency,":[194],"our":[195],"results":[196],"demonstrate":[197],"up":[198,207],"25%":[200],"improvement":[201,210],"throughput,":[205],"38%":[209]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}