{"id":"https://openalex.org/W2785719377","doi":"https://doi.org/10.1109/reconfig.2017.8279798","title":"H.264 video decoder implemented on FPGAs using 3\u00d73 and 2\u00d72 networks-on-chip","display_name":"H.264 video decoder implemented on FPGAs using 3\u00d73 and 2\u00d72 networks-on-chip","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2785719377","doi":"https://doi.org/10.1109/reconfig.2017.8279798","mag":"2785719377"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2017.8279798","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279798","pdf_url":null,"source":null,"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://epublications.marquette.edu/electric_fac/315","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082699102","display_name":"Ian J. Barge","orcid":null},"institutions":[{"id":"https://openalex.org/I4210165567","display_name":"Expedition Technology (United States)","ror":"https://ror.org/05va3v984","country_code":"US","type":"company","lineage":["https://openalex.org/I4210165567"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ian J. Barge","raw_affiliation_strings":["Expedition Technology Inc., Dulles, VA, USA"],"affiliations":[{"raw_affiliation_string":"Expedition Technology Inc., Dulles, VA, USA","institution_ids":["https://openalex.org/I4210165567"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086561910","display_name":"Cristinel Ababei","orcid":"https://orcid.org/0000-0002-7609-5304"},"institutions":[{"id":"https://openalex.org/I4210165567","display_name":"Expedition Technology (United States)","ror":"https://ror.org/05va3v984","country_code":"US","type":"company","lineage":["https://openalex.org/I4210165567"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cristinel Ababei","raw_affiliation_strings":["Expedition Technology Inc., Dulles, VA, USA"],"affiliations":[{"raw_affiliation_string":"Expedition Technology Inc., Dulles, VA, USA","institution_ids":["https://openalex.org/I4210165567"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5082699102"],"corresponding_institution_ids":["https://openalex.org/I4210165567"],"apc_list":null,"apc_paid":null,"fwci":0.2193,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62343853,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.8822205662727356},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.861775279045105},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7930272817611694},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7436622381210327},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7383143901824951},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.622857928276062},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5912672281265259},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.511681079864502},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5092123746871948},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4697808623313904},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.45903468132019043},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42748796939849854},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.423915833234787},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4066946804523468}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.8822205662727356},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.861775279045105},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7930272817611694},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7436622381210327},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7383143901824951},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.622857928276062},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5912672281265259},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.511681079864502},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5092123746871948},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4697808623313904},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.45903468132019043},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42748796939849854},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.423915833234787},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4066946804523468},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/reconfig.2017.8279798","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279798","pdf_url":null,"source":null,"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},{"id":"pmh:oai:epublications.marquette.edu:electric_fac-1321","is_oa":true,"landing_page_url":"https://epublications.marquette.edu/electric_fac/315","pdf_url":"https://epublications.marquette.edu/electric_fac/315","source":{"id":"https://openalex.org/S4306401682","display_name":"e-Publications@Marquette (Marquette University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102461120","host_organization_name":"Marquette University","host_organization_lineage":["https://openalex.org/I102461120"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical and Computer Engineering Faculty Research and Publications","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:epublications.marquette.edu:electric_fac-1321","is_oa":true,"landing_page_url":"https://epublications.marquette.edu/electric_fac/315","pdf_url":"https://epublications.marquette.edu/electric_fac/315","source":{"id":"https://openalex.org/S4306401682","display_name":"e-Publications@Marquette (Marquette University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102461120","host_organization_name":"Marquette University","host_organization_lineage":["https://openalex.org/I102461120"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical and Computer Engineering Faculty Research and Publications","raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2785719377.pdf","grobid_xml":"https://content.openalex.org/works/W2785719377.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W2052030919","https://openalex.org/W2073446135","https://openalex.org/W2083320176","https://openalex.org/W2086663885","https://openalex.org/W2114358272","https://openalex.org/W2128776908","https://openalex.org/W2140199336","https://openalex.org/W2149935279","https://openalex.org/W2166336333","https://openalex.org/W2169722188","https://openalex.org/W2204870480","https://openalex.org/W2316334598","https://openalex.org/W2557008308","https://openalex.org/W6676804190","https://openalex.org/W6730097412"],"related_works":["https://openalex.org/W2365569181","https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2107240870","https://openalex.org/W3202354107","https://openalex.org/W2107517480","https://openalex.org/W2133349193","https://openalex.org/W4306967480","https://openalex.org/W4210326786","https://openalex.org/W4231001357"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"the":[5,10,27,30,75,98,111,120,124],"design":[6,43,50],"and":[7,54,71,94,137],"verification":[8],"of":[9],"H.264":[11],"video":[12],"decoder":[13,31],"algorithm":[14],"on":[15,74,97,110],"FPGAs.":[16],"The":[17,41,64,87],"primary":[18],"difference":[19],"compared":[20],"to":[21,119,134,139],"previously":[22],"reported":[23],"designs":[24],"is":[25,33,44,72,95,104],"that":[26,126],"communication":[28],"between":[29],"modules":[32],"done":[34],"via":[35],"a":[36,45,68,91,105],"network-on-chip":[37,70,93],"in":[38,52,132],"our":[39,140],"case.":[40],"proposed":[42],"complete":[46],"system":[47],"level":[48],"hardware":[49],"described":[51],"VHDL":[53],"Verilog.":[55],"We":[56],"report":[57],"experimental":[58],"results":[59],"for":[60],"two":[61],"different":[62],"implementations.":[63],"first":[65],"implementation":[66,89],"uses":[67,80,90],"3\u00d73":[69],"validated":[73,96],"DE4":[76],"development":[77],"board,":[78],"which":[79,103],"Altera's":[81],"Stratix":[82],"IV":[83],"GX":[84],"FPGA":[85,107],"chip.":[86],"second":[88],"2\u00d72":[92],"Cyclone":[99],"V":[100],"SoC":[101],"FPGA,":[102],"smaller":[106],"chip":[108],"available":[109],"DE1-SoC":[112],"board.":[113],"Both":[114],"implementations":[115],"will":[116,128],"be":[117],"released":[118],"public":[121],"domain":[122],"with":[123],"hope":[125],"they":[127],"foster":[129],"further":[130],"research,":[131],"addition":[133],"facilitating":[135],"replication":[136],"comparison":[138],"results.":[141]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}