{"id":"https://openalex.org/W2786663883","doi":"https://doi.org/10.1109/reconfig.2017.8279793","title":"Fault tolerance in neural networks: Neural design and hardware implementation","display_name":"Fault tolerance in neural networks: Neural design and hardware implementation","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2786663883","doi":"https://doi.org/10.1109/reconfig.2017.8279793","mag":"2786663883"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2017.8279793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279793","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055637870","display_name":"C\u00e9sar Torres-Huitzil","orcid":"https://orcid.org/0000-0002-8980-0615"},"institutions":[{"id":"https://openalex.org/I68368234","display_name":"Center for Research and Advanced Studies of the National Polytechnic Institute","ror":"https://ror.org/009eqmr18","country_code":"MX","type":"facility","lineage":["https://openalex.org/I59361560","https://openalex.org/I68368234"]}],"countries":["MX"],"is_corresponding":true,"raw_author_name":"Cesar Torres-Huitzil","raw_affiliation_strings":["Cinvestav-Tamaulipas, Mexico"],"affiliations":[{"raw_affiliation_string":"Cinvestav-Tamaulipas, Mexico","institution_ids":["https://openalex.org/I68368234"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047229364","display_name":"Bernard Girau","orcid":null},"institutions":[{"id":"https://openalex.org/I4210121838","display_name":"Laboratoire Lorrain de Recherche en Informatique et ses Applications","ror":"https://ror.org/02vnf0c38","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I277688954","https://openalex.org/I4210107720","https://openalex.org/I4210121838","https://openalex.org/I4210159245","https://openalex.org/I90183372"]},{"id":"https://openalex.org/I90183372","display_name":"Universit\u00e9 de Lorraine","ror":"https://ror.org/04vfs2w97","country_code":"FR","type":"education","lineage":["https://openalex.org/I90183372"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Bernard Girau","raw_affiliation_strings":["Universite de Lorraine / LORIA, France"],"affiliations":[{"raw_affiliation_string":"Universite de Lorraine / LORIA, France","institution_ids":["https://openalex.org/I90183372","https://openalex.org/I4210121838"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5055637870"],"corresponding_institution_ids":["https://openalex.org/I68368234"],"apc_list":null,"apc_paid":null,"fwci":0.5734,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.71119711,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.7985424995422363},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7624289989471436},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.760310173034668},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6673303842544556},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5507262945175171},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5207850337028503},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4761069715023041},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.460385799407959},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4525434970855713},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.32230037450790405},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.09910362958908081},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.09902063012123108}],"concepts":[{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.7985424995422363},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7624289989471436},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.760310173034668},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6673303842544556},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5507262945175171},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5207850337028503},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4761069715023041},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.460385799407959},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4525434970855713},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.32230037450790405},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.09910362958908081},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.09902063012123108}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2017.8279793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279793","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321739","display_name":"Consejo Nacional de Ciencia y Tecnolog\u00eda","ror":"https://ror.org/059ex5q34"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":57,"referenced_works":["https://openalex.org/W46137442","https://openalex.org/W313551697","https://openalex.org/W1541206678","https://openalex.org/W1585293376","https://openalex.org/W1952931066","https://openalex.org/W1979585379","https://openalex.org/W1987856988","https://openalex.org/W1990795294","https://openalex.org/W1998858993","https://openalex.org/W2009354889","https://openalex.org/W2013282381","https://openalex.org/W2020192881","https://openalex.org/W2035570353","https://openalex.org/W2051513586","https://openalex.org/W2080147108","https://openalex.org/W2085203692","https://openalex.org/W2087328114","https://openalex.org/W2090062385","https://openalex.org/W2098137815","https://openalex.org/W2098400499","https://openalex.org/W2100421934","https://openalex.org/W2101889061","https://openalex.org/W2108227795","https://openalex.org/W2109492604","https://openalex.org/W2110563655","https://openalex.org/W2116314988","https://openalex.org/W2120708925","https://openalex.org/W2126820813","https://openalex.org/W2127283052","https://openalex.org/W2128043874","https://openalex.org/W2135495225","https://openalex.org/W2139318413","https://openalex.org/W2141016978","https://openalex.org/W2143128278","https://openalex.org/W2144784023","https://openalex.org/W2147735869","https://openalex.org/W2148602057","https://openalex.org/W2149431208","https://openalex.org/W2149593503","https://openalex.org/W2152692509","https://openalex.org/W2158110624","https://openalex.org/W2159394089","https://openalex.org/W2160509069","https://openalex.org/W2166767167","https://openalex.org/W2170787025","https://openalex.org/W2320080161","https://openalex.org/W2328065299","https://openalex.org/W2399222428","https://openalex.org/W2460553511","https://openalex.org/W2497735908","https://openalex.org/W2571116073","https://openalex.org/W2919115771","https://openalex.org/W3182208082","https://openalex.org/W4234808521","https://openalex.org/W6610931518","https://openalex.org/W6681887780","https://openalex.org/W6681976828"],"related_works":["https://openalex.org/W17155033","https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W4312814274","https://openalex.org/W1590307681","https://openalex.org/W2536018345","https://openalex.org/W4285370786","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"This":[0],"paper":[1],"provides":[2],"a":[3,13,113,123],"review":[4],"of":[5,26,84,98,112,125,141,149],"fault":[6,35,139,147],"tolerance":[7,140,148],"in":[8,52,55,64],"artificial":[9],"neural":[10,14,38,45,66,142,150],"networks":[11,39],"from":[12,92],"design":[15],"perspective":[16],"towards":[17],"hardware":[18,152],"implementations.":[19],"We":[20,118],"claim":[21],"that":[22,40,81],"an":[23],"integrative":[24],"outlook":[25],"these":[27],"fields":[28],"can":[29],"benefit":[30],"research":[31],"to":[32,58,129,155],"obtain":[33],"truly":[34],"tolerant":[36],"physical":[37],"implement":[41],"parallel":[42],"and":[43,47,76,122,131,144],"distributed":[44],"computing":[46,61,85,103,116],"the":[48,56,65,69,79,94,135],"associated":[49],"learning":[50],"algorithms":[51],"hardware,":[53],"and/or":[54],"quest":[57],"find":[59],"fault-tolerant":[60,115],"solutions":[62],"rooted":[63],"paradigm.":[67,117],"As":[68],"underlying":[70],"semiconductor":[71],"technologies":[72],"are":[73],"getting":[74],"less":[75,77],"reliable,":[78],"probability":[80],"some":[82],"components":[83],"devices":[86],"fail":[87],"also":[88],"increases,":[89],"preventing":[90],"designers":[91],"realizing":[93],"full":[95],"potential":[96],"benefits":[97],"on-chip":[99],"exascale":[100],"integration.":[101],"Neural":[102],"principles":[104],"remain":[105],"elusive,":[106],"yet":[107],"they":[108],"stand":[109],"as":[110],"source":[111],"promising":[114],"present":[119],"main":[120],"concepts,":[121],"taxonomy":[124],"well":[126],"established":[127],"techniques":[128],"exploit":[130],"improve,":[132],"by":[133],"design,":[134],"intrinsic":[136],"but":[137],"limited":[138],"networks,":[143],"we":[145],"discuss":[146],"network":[151],"implementations":[153],"targeted":[154],"FPGA":[156],"devices.":[157]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}