{"id":"https://openalex.org/W2787803743","doi":"https://doi.org/10.1109/reconfig.2017.8279785","title":"Design space exploration for a hardware-accelerated embedded real-time pose estimation using vivado HLS","display_name":"Design space exploration for a hardware-accelerated embedded real-time pose estimation using vivado HLS","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2787803743","doi":"https://doi.org/10.1109/reconfig.2017.8279785","mag":"2787803743"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2017.8279785","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279785","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043596492","display_name":"Jan Moritz Joseph","orcid":"https://orcid.org/0000-0001-8669-1225"},"institutions":[{"id":"https://openalex.org/I95793202","display_name":"Otto-von-Guericke University Magdeburg","ror":"https://ror.org/00ggpsq73","country_code":"DE","type":"education","lineage":["https://openalex.org/I95793202"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Jan Moritz Joseph","raw_affiliation_strings":["Otto-von-Guericke-Universit\u00e4t Magdeburg, Institut f\u00fcr Informations- und Kommunikationstechnik, Magdeburg, Germany"],"affiliations":[{"raw_affiliation_string":"Otto-von-Guericke-Universit\u00e4t Magdeburg, Institut f\u00fcr Informations- und Kommunikationstechnik, Magdeburg, Germany","institution_ids":["https://openalex.org/I95793202"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069349614","display_name":"Morten Mey","orcid":null},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Morten Mey","raw_affiliation_strings":["Universit\u00e4t zu L\u00fcbeck, Institute f\u00fcr technische Informatik, L\u00fcbeck, Germany"],"affiliations":[{"raw_affiliation_string":"Universit\u00e4t zu L\u00fcbeck, Institute f\u00fcr technische Informatik, L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013091058","display_name":"Kristian Ehlers","orcid":null},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Kristian Ehlers","raw_affiliation_strings":["Universit\u00e4t zu L\u00fcbeck, Institute f\u00fcr technische Informatik, L\u00fcbeck, Germany"],"affiliations":[{"raw_affiliation_string":"Universit\u00e4t zu L\u00fcbeck, Institute f\u00fcr technische Informatik, L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004852591","display_name":"Christopher Blochwitz","orcid":null},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christopher Blochwitz","raw_affiliation_strings":["Universit\u00e4t zu L\u00fcbeck, Institute f\u00fcr technische Informatik, L\u00fcbeck, Germany"],"affiliations":[{"raw_affiliation_string":"Universit\u00e4t zu L\u00fcbeck, Institute f\u00fcr technische Informatik, L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009754459","display_name":"Tobias Winker","orcid":"https://orcid.org/0009-0009-6612-4907"},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tobias Winker","raw_affiliation_strings":["Universit\u00e4t zu L\u00fcbeck, Institute f\u00fcr technische Informatik, L\u00fcbeck, Germany"],"affiliations":[{"raw_affiliation_string":"Universit\u00e4t zu L\u00fcbeck, Institute f\u00fcr technische Informatik, L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080637249","display_name":"Thilo Pionteck","orcid":"https://orcid.org/0000-0001-6518-1226"},"institutions":[{"id":"https://openalex.org/I95793202","display_name":"Otto-von-Guericke University Magdeburg","ror":"https://ror.org/00ggpsq73","country_code":"DE","type":"education","lineage":["https://openalex.org/I95793202"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thilo Pionteck","raw_affiliation_strings":["Otto-von-Guericke-Universit\u00e4t Magdeburg, Institut f\u00fcr Informations- und Kommunikationstechnik, Magdeburg, Germany"],"affiliations":[{"raw_affiliation_string":"Otto-von-Guericke-Universit\u00e4t Magdeburg, Institut f\u00fcr Informations- und Kommunikationstechnik, Magdeburg, Germany","institution_ids":["https://openalex.org/I95793202"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5043596492"],"corresponding_institution_ids":["https://openalex.org/I95793202"],"apc_list":null,"apc_paid":null,"fwci":0.4506,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.64805334,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.8577479124069214},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.857700765132904},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7408033609390259},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7351780533790588},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6236605048179626},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6170011758804321},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6020042300224304},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5067294239997864},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4541492164134979},{"id":"https://openalex.org/keywords/space-exploration","display_name":"Space exploration","score":0.4380054473876953},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41276246309280396},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3642403185367584},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1985197365283966},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12037795782089233},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09620848298072815}],"concepts":[{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.8577479124069214},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.857700765132904},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7408033609390259},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7351780533790588},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6236605048179626},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6170011758804321},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6020042300224304},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5067294239997864},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4541492164134979},{"id":"https://openalex.org/C104060986","wikidata":"https://www.wikidata.org/wiki/Q180046","display_name":"Space exploration","level":2,"score":0.4380054473876953},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41276246309280396},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3642403185367584},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1985197365283966},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12037795782089233},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09620848298072815},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2017.8279785","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279785","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1988336418","https://openalex.org/W2009566863","https://openalex.org/W2040832750","https://openalex.org/W2147120293","https://openalex.org/W2153815879","https://openalex.org/W2154009134","https://openalex.org/W2159395322","https://openalex.org/W2253407650","https://openalex.org/W2587786918","https://openalex.org/W6681492470","https://openalex.org/W6682755622"],"related_works":["https://openalex.org/W1966837078","https://openalex.org/W4281926497","https://openalex.org/W2269990635","https://openalex.org/W4312985392","https://openalex.org/W4283730710","https://openalex.org/W2042762783","https://openalex.org/W4313484792","https://openalex.org/W4281784598","https://openalex.org/W2921149022","https://openalex.org/W2108242004"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,8,12,77,83,88],"design":[4,26],"space":[5,27],"exploration":[6],"for":[7],"hardware/software":[9],"co-design":[10],"of":[11,54,97],"pose":[13,116],"estimation":[14,117],"algorithm":[15],"targeting":[16],"embedded":[17,119],"systems.":[18],"To":[19],"fulfill":[20],"resource":[21,43],"and":[22,39],"performance":[23,33],"constraints,":[24],"the":[25,32,42,71,111],"is":[28,34,45,57,64,93,106],"gradually":[29],"explored.":[30],"First,":[31],"optimized":[35,103],"in":[36,60,99],"multiple":[37],"steps":[38],"then,":[40],"second,":[41],"utilization":[44],"reduced":[46],"using":[47,110],"Vivado":[48],"HLS.":[49],"Plus,":[50],"data":[51],"transport":[52],"overhead":[53],"different":[55],"protocols":[56],"evaluated":[58],"since":[59],"this":[61],"application":[62],"latency":[63],"more":[65],"relevant":[66],"than":[67],"throughput.":[68],"In":[69],"addition,":[70],"hardware":[72,81],"accelerators":[73],"are":[74],"integrated":[75],"into":[76],"software":[78,104],"system.":[79],"As":[80],"platform":[82],"Xilinx":[84],"Zynq":[85],"FPGA":[86],"with":[87,121],"ARM":[89],"dual":[90],"core":[91],"A-9":[92],"used.":[94],"A":[95],"speedup":[96],"2-2.5":[98],"comparison":[100],"to":[101],"an":[102],"solution":[105],"achieved":[107],"while":[108],"efficiently":[109],"small":[112],"FPGA's":[113],"resources":[114],"enabling":[115],"on":[118],"systems":[120],"30fps.":[122]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}